# **Compiler Construction**

 $\sim$  MIPS overview  $\checkmark$ 

A simple RISC mircroprocessor

- Nintendo 64 game console
- PlayStation
- Cisco Router
- ...

## **MIPS Registers and Use Convention**

Name	Number	Usage
zero	0	Constant 0
at	1	Reserved for assembler
v0-v1	2-3	Expression evaluation and results of a function
a0-a3	4-7	Function argument 1–4
t0-t7	8-15	Temporary (not preserved across call)
s0-s7	16-23	Saved temporary (preserved across call)
t8-t9	24–25	Temporary (not preserved across call)
k0-k1	26-27	Reserved for OS kernel
gp	28	Pointer to global area
sp	29	Stack pointer
fp	30	Frame pointer
ra	31	Return address (used by function call)

## **Typical RISC Instructions**

The following slides are based on.

- The assembler translates pseudo-instructions (marked with † below).
- In all instructions below, Src2 can be
  - ► a register
  - an immediate value (a 16 bit integer).
- The immediate forms are included for reference.
- The assembler translates the general form (e.g., add) into the immediate form (e.g., addi) if the second argument is constant.

## **Table of Contents**

#### Integer Arithmetics

2 Logical Operations

#### 3 Control Flow

- 4 Loads and Stores
- 5 Floating Point Operations

#### **Arithmetic: Addition/Subtraction**

add Rdest, Rsrc1, Src2Addition (with overflow)addi Rdest, Rsrc1, ImmAddition Immediate (with overflow)addu Rdest, Rsrc1, Src2Addition (without overflow)addiu Rdest, Rsrc1, ImmAddition Immediate (without overflow)addiu Rdest, Rsrc1, ImmAddition Immediate (without overflow)Put the sum of the integers from Rsrc1 and Src2 (or Imm) into Rdest.

sub Rdest, Rsrc1, Src2Subtract (with overflow)subu Rdest, Rsrc1, Src2Subtract (without overflow)Put the difference of the integers from Rsrc1 and Src2 into Rdest.Subtract (without overflow)

### **Arithmetic: Division**

If an operand is negative, the remainder is unspecified by the MIPS architecture and depends on the conventions of the machine on which SPIM is run.

div Rsrc1, Rsrc2 Divide (signed)
divu Rsrc1, Rsrc2 Divide (unsigned)
Divide the contents of the two registers. Leave the quotient in register 10 and the remainder
in register hi.
div Rdest, Rsrc1, Src2 Divide (signed, with overflow)<sup>†</sup>
divu Rdest, Rsrc1, Src2 Divide (unsigned, without overflow)<sup>†</sup>
Put the quotient of the integers from Rsrc1 and Src2 into Rdest.

rem Rdest, Rsrc1, Src2
remu Rdest, Rsrc1, Src2
Likewise for the the remainder of the division.

Remainder<sup>†</sup> Unsigned Remainder<sup>†</sup>

### **Arithmetic: Multiplication**

mul Rdest, Rsrc1, Src2Multiply (without overflow) †mulo Rdest, Rsrc1, Src2Multiply (with overflow) †mulou Rdest, Rsrc1, Src2Unsigned Multiply (with overflow) †Put the product of the integers from Rsrc1 and Src2 into Rdest.

mult Rsrc1, Rsrc2Multiplymultu Rsrc1, Rsrc2Unsigned MultiplyMultiply the contents of the two registers. Leave the low-order word of the product in registerlo and the high-word in register hi.

### **Arithmetic Instructions**

abs Rdest, Rsrc Put the absolute value of the integer from Rsrc in Rdest. Absolute Value<sup>†</sup>

neg Rdest, Rsrc negu Rdest, Rsrc Put the negative of the integer from Rsrc into Rdest. Negate Value (with overflow)<sup>†</sup> Negate Value (without overflow)<sup>†</sup>

## **Table of Contents**

#### Integer Arithmetics

#### 2 Logical Operations

#### 3 Control Flow

- Loads and Stores
- 5 Floating Point Operations

## **Logical Instructions**

and Rdest, Rsrc1, Src2ANDandi Rdest, Rsrc1, ImmAND ImmediatePut the logical AND of the integers from Rsrc1 and Src2 (or Imm) into Rdest.

not Rdest, Rsrc  $NOT^{\dagger}$ Put the bitwise logical negation of the integer from Rsrc into Rdest.

## **Logical Instructions**

nor Rdest, Rsrc1, Src2	NOR		
Put the logical NOR of the integers from $Rsrc1$ and $Src2$ into Rdest.			
orRdest, Rsrc1, Src2	OR		
oriRdest, Rsrc1, Imm	OR Immediate		
Put the logical OR of the integers from $Rsrc1$ and $Src2$ (or Imm) into Rde	st.		
xorRdest, Rsrc1, Src2	XOR		
xoriRdest, Rsrc1, Imm	XOR Immediate		
Put the logical XOR of the integers from $\texttt{Rsrc1}$ and $\texttt{Src2}$ (or $\texttt{Imm}$ ) into $\texttt{Rdest}$ .			

## **Logical Instructions**

rol Rdest, Rsrc1, Src2Rotate Left †ror Rdest, Rsrc1, Src2Rotate Right †Rotate the contents of Rsrc1 left (right) by the distance indicated by Src2 and put the<br/>result in Rdest.

sll Rdest, Rsrc1, Src2Shift Left Logicalsllv Rdest, Rsrc1, Rsrc2Shift Left Logical Variablesra Rdest, Rsrc1, Src2Shift Right Arithmeticsrav Rdest, Rsrc1, Rsrc2Shift Right Arithmetic Variablesrl Rdest, Rsrc1, Src2Shift Right Logicalsrlv Rdest, Rsrc1, Rsrc2Shift Right Logical Variablesrlv Rdest, Rsrc1, Rsrc2Shift Right Logical Variableshift the contents of Rsrc1 left (right) by the distance indicated by Src2 (Rsrc2) and putthe result in Rdest.

## **Table of Contents**

#### Integer Arithmetics

#### 2 Logical Operations

#### 3 Control Flow

#### 4 Loads and Stores

#### Floating Point Operations

### **Comparison Instructions**

seq Rdest, Rsrc1, Src2
Set Rdest to 1 if Rsrc1 equals Src2, otherwise to 0.

Set Equal <sup>†</sup>

Set Not Equal<sup>†</sup>

sne Rdest, Rsrc1, Src2
Set Rdest to 1 if Rsrc1 is not equal to Src2, otherwise to 0.

#### **Comparison Instructions**

sgeRdest, Rsrc1, Src2 sgeu Rdest, Rsrc1, Src2 Set Rdest to 1 if  $Rsrc1 \ge Src2$ , otherwise to 0. sgt Rdest, Rsrc1, Src2 sgtu Rdest, Rsrc1, Src2 Set Rdest to 1 if Rsrc1 > Src2, otherwise to 0. sleRdest, Rsrc1, Src2 sleu Rdest, Rsrc1, Src2 Set Rdest to 1 if  $Rsrc1 \leq Src2$ , otherwise to 0. slt Rdest, Rsrc1, Src2 sltiRdest, Rsrc1, Imm sltu Rdest, Rsrc1, Src2 sltiu Rdest, Rsrc1, Imm Set Rdest to 1 if Rsrc1 < Src2 (or Imm), otherwise to 0.

Set Greater Than Equal<sup>†</sup> Set Greater Than Equal Unsigned<sup>†</sup>

> Set Greater Than<sup>†</sup> Set Greater Than Unsigned<sup>†</sup>

<sup>†</sup> Set Less Than Equal † Set Less Than Equal Unsigned

Set Less Than Set Less Than Immediate Set Less Than Unsigned Set Less Than Unsigned Immediate

Branch instructions use a signed 16-bit offset field: jump from  $-2^{15}$  to  $+2^{15} - 1$ ) instructions (not bytes). The jump instruction contains a 26 bit address field.

b label Branch instruction<sup>†</sup> Unconditionally branch to label. j label Jump Unconditionally jump to label. jal label Jump and Link jalr Rsrc Jump and Link Register Unconditionally jump to label or whose address is in Rsrc. Save the address of the next instruction in register 31.

#### jr Rsrc

Unconditionally jump to the instruction whose address is in register Rsrc.

Jump Register

bczt labelBranch Coprocessor z Truebczf labelBranch Coprocessor z FalseConditionally branch to label if coprocessor z's condition flag is true (false).

Conditionally branch to *label* if the contents of Rsrc1 \* Src2.

beqRsrc1, Src2, label bneRsrc1, Src2, label beqzRsrc, label bnezRsrc, label Branch on Equal Branch on Not Equal

Branch on Equal Zero<sup>†</sup> Branch on Not Equal Zero<sup>†</sup>

Conditionally branch to *label* if the contents of Rsrc1 \* Src2.

bge Rsrc1, Src2, labelBranch on Greater Than Equal<sup>†</sup>bgeu Rsrc1, Src2, labelBranch on GTE Unsigned<sup>†</sup>bgez Rsrc, labelBranch on Greater Than Equal Zerobgezal Rsrc, labelBranch on Greater Than Equal Zero And LinkConditionally branch to label if the contents of Rsrc are greater than or equal to 0. Save theaddress of the next instruction in register 31.

bgt Rsrc1, Src2, label bgtu Rsrc1, Src2, label bgtz Rsrc, label Branch on Greater Than<sup>†</sup> Branch on Greater Than Unsigned<sup>†</sup> Branch on Greater Than Zero

Conditionally branch to *label* if the contents of Rsrc1 are \* to Src2. Branch on Less Than Equal<sup>†</sup> ble Rsrc1, Src2, label bleu Rsrc1, Src2, label Branch on LTE Unsigned<sup>†</sup> blez Rsrc, label Branch on Less Than Equal Zero bgezal Rsrc, label Branch on Greater Than Equal Zero And Link bltzalRsrc, label Branch on Less Than And Link Conditionally branch to *label* if the contents of RSTC are greater or equal to 0 or less than 0, respectively. Save the address of the next instruction in register 31. Branch on Less Than<sup>†</sup> blt Rsrc1, Src2, label Branch on Less Than Unsigned<sup>†</sup> bltuRsrc1, Src2, label bltzRsrc, label Branch on Less Than Zero

## **Exception and Trap Instructions**

rfe	Return From Exception
Restore the Status register.	
syscall Register \$v0 contains the number of the system call provided by SPIM.	System Call
break n Cause exception <i>n</i> . Exception 1 is reserved for the debugger.	Break
nop Do nothing.	No operation

## **Table of Contents**

#### Integer Arithmetics

- Logical Operations
- 3 Control Flow
- 4 Loads and Stores
- 5 Floating Point Operations

## **Constant-Manipulating Instructions**

li Rdest, imm
Move the immediate imm into Rdest.

Load Immediate <sup>†</sup>

lui Rdest, imm Load Upper Immediate
Load the lower halfword of the immediate imm into the upper halfword of Rdest. The lower
bits of the register are set to 0.

### Load: Byte & Halfword

lb Rdest, addressLoad Bytelbu Rdest, addressLoad Unsigned ByteLoad the byte at address into Rdest. The byte is sign-extended by the lb, but not the lbu,<br/>instruction.

Ih Rdest, addressLoad HalfwordIhu Rdest, addressLoad Unsigned HalfwordLoad the 16-bit quantity (halfword) at address into register Rdest. The halfword issign-extended by the 1h, but not the Ihu, instruction

### Load: Word

lwRdest, address Load Word Load the 32-bit quantity (word) at *address* into Rdest. lwcz Rdest, address Load Word Coprocessor Load the word at *address* into Rdest of coprocessor z (0–3). lwl Rdest, address Load Word Left lwr Rdest, address Load Word Right Load the left (right) bytes from the word at the possibly-unaligned *address* into Rdest. ulh Rdest, address Unaligned Load Halfword<sup>†</sup> ulhu Rdest, address Unaligned Load Halfword Unsigned<sup>†</sup> Load the 16-bit quantity (halfword) at the possibly-unaligned address into Rdest. The halfword is sign-extended by the ulh, but not the **ulhu**, instruction Unaligned Load Word<sup>†</sup> ulwRdest, address Load the 32-bit quantity (word) at the possibly-unaligned *address* into Rdest.

#### **Load Instructions**

la Rdest, address
Load computed address, not the contents of the location, into Rdest.

ldRdest, address

Load the 64-bit quantity at *address* into Rdest and Rdest + 1.

Load Double-Word  $^{\dagger}$ 

Load Address

#### Store: Byte & Halfword

sb Rsrc, address Store the low byte from Rsrc at *address*.

sh Rsrc, address Store the low halfword from Rsrc at *address*. Store Byte

Store Halfword

#### Store: Word

swRsrc, address Store the word from Rsrc at address.

swcz Rsrc, address Store the word from Rsrc of coprocessor *z* at *address*.

swl Rsrc, address swr Rsrc, address Store the left (right) bytes from RSTC at the possibly-unaligned *address*.

ush Rsrc, address Store the low halfword from Rsrc at the possibly-unaligned *address*.

usw Rsrc, address Store the word from Rsrc at the possibly-unaligned *address*.

Store Word Coprocessor

Store Word Left Store Word Right

Unaligned Store Halfword<sup>†</sup>

Unaligned Store Word<sup>†</sup>

#### **Store: Double Word**

sd Rsrc, address Store the 64-bit quantity in Rsrc and Rsrc + 1 at *address*. Store Double-Word  $^{\dagger}$ 

### **Data Movement Instructions**

move Rdest, Rsrc Move the contents of Rsrc to Rdest.

The multiply and divide unit produces its result in two additional registers, hi and lo (e.g., mul Rdest, Rsrc1, Src2).

mfhi Rdest	Move From hi
mfloRdest	Move From lo
Move the contents of the hi $(10)$ register to Rdest.	
mthi Rdest	Move To hi
mtloRdest	Move To lo
Move the contents Rdest to the hi (10) register.	

Move

#### **Data Movement Instructions**

Coprocessors have their own register sets. These instructions move values between these registers and the CPU's registers.

mfcz Rdest, CPsrcMove From Coprocessor zMove the contents of coprocessor z's register CPsrc to CPU Rdest.

mfc1.d Rdest, FRsrc1Move Double From Coprocessor 1<sup>†</sup>Move the contents of floating point registers FRsrc1 and FRsrc1 + 1 to CPU registersRdest and Rdest + 1.

mtcz Rsrc, CPdestMove To Coprocessor zMove the contents of CPU Rsrc to coprocessor z's register CPdest.

## **Table of Contents**

#### Integer Arithmetics

- 2 Logical Operations
- 3 Control Flow
- Loads and Stores
- 5 Floating Point Operations

### **MIPS Floating Point Instructions**

- Floating point coprocessor 1 operates on single (32-bit) and double precision (64-bit) FP numbers.
- 32 32-bit registers \$f0-\$f31.
- Two FP registers to hold doubles.
- FP operations only use even-numbered registers including instructions that operate on single floats.
- Values are moved one word (32-bits) at a time by lwc1, swc1, mtc1, and mfc1 or by the l.s, l.d, s.s, and s.d pseudo-instructions.
- The flag set by FP comparison operations is read by the CPU with its bc1t and bc1f instructions.

## **Floating Point: Arithmetics**

Compute the \* of the floating float doubles (singles) in FRsrc1 and FRsrc2 and put it in FRdest.

<pre>add.d FRdest,</pre>	FRsrc1,	FRsrc2
<pre>add.s FRdest,</pre>	FRsrc1,	FRsrc2
<pre>div.d FRdest,</pre>	FRsrc1,	FRsrc2
<pre>div.s FRdest,</pre>	FRsrc1,	FRsrc2
<pre>mul.d FRdest,</pre>	FRsrc1,	FRsrc2
<pre>mul.s FRdest,</pre>	FRsrc1,	FRsrc2
<pre>sub.d FRdest,</pre>	FRsrc1,	FRsrc2
<pre>sub.s FRdest,</pre>	FRsrc1,	FRsrc2
<pre>abs.d FRdest,</pre>	FRsrc	
<pre>abs.s FRdest,</pre>	FRsrc	
<pre>neg.d FRdest,</pre>	FRsrc	
<pre>neg.s FRdest,</pre>	FRsrc	

Floating Point Addition Double Floating Point Addition Single Floating Point Divide Double Floating Point Divide Single Floating Point Multiply Double Floating Point Multiply Single Floating Point Subtract Double Floating Point Subtract Single Floating Point Absolute Value Double Floating Point Absolute Value Single *Negate Double* Negate Single

## **Floating Point: Comparison**

Compare the floating point double in FRSrc1 against the one in FRSrc2 and set the floating point condition flag true if they are \*.

c.eq.d FRsrc1, FRsrc2 c.eq.s FRsrc1, FRsrc2 c.le.d FRsrc1, FRsrc2 c.le.s FRsrc1, FRsrc2 c.lt.d FRsrc1, FRsrc2 c.lt.s FRsrc1, FRsrc2 Compare Equal Double Compare Equal Single

Compare Less Than Equal Double Compare Less Than Equal Single

> Compare Less Than Double Compare Less Than Single

## **Floating Point: Conversions**

Convert between (i) single, (ii) double precision floating point number or (iii) integer in FRSrc to FRdest.

<pre>cvt.d.s FRdest,</pre>	FRsrc
<pre>cvt.d.w FRdest,</pre>	FRsrc
<pre>cvt.s.dFRdest,</pre>	FRsrc
cvt.s.wFRdest,	FRsrc
<pre>cvt.w.d FRdest,</pre>	FRsrc
cvt.w.s FRdest,	FRsrc

Convert Single to Double Convert Integer to Double Convert Double to Single Convert Integer to Single Convert Double to Integer Convert Single to Integer

## **Floating Point: Moves**

1.d FRdest, address Load Floating Point Double<sup>†</sup> 1.s FRdest, address Load Floating Point Single<sup>†</sup> Load the floating float double (single) at address into register FRdest. mov.d FRdest, FRsrc Move Floating Point Double mov.s FRdest, FRsrc Move Floating Point Single Move the floating float double (single) from FRsrc to FRdest. s.d FRdest, address Store Floating Point Double<sup>†</sup> s.s FRdest, address Store Floating Point Single<sup>†</sup> Store the floating float double (single) in FRdest at address.

### A Sample: **fact**

```
/* Define a recursive function. */
let.
  /* Calculate n! */
 function fact (n : int) : int =
    if n = 0
      then 1
      else n * fact (n - 1)
in
 print_int (fact (10));
 print ("\n")
end
```

<pre># Routine: fact</pre>			.data				
10:	SW	\$fp, -8 (	(\$sp)	14:			
	move	\$fp, \$sp			.word 1		
	sub	\$sp, \$sp,	, 16		.asciiz	"\n"	
	SW	\$ra, -12	(\$fp)	.text			
	SW	\$a0, (\$fp	o)	# Routi	ne: Main		
	SW	\$a1, -4	(\$fp)	t_main:	SW	\$fp,	(\$sp)
15:	1w	\$t0, -4	(\$fp)		move	\$fp,	\$sp
	beq	\$t0, 0, ]	L1		sub	\$sp,	\$sp, 8
12:	1w	\$a0, (\$fp	o) (c		SW	\$ra,	-4 (\$fp)
	1w	\$t0, -4	(\$fp)	17:	move	\$a0,	\$fp
	sub	\$a1, \$t0;	, 1		1i	\$a1,	10
	jal	10			jal	10	
	1w	\$t0, -4	(\$fp)		move	\$a0,	\$v0
	mul	\$t0, \$t0,	, \$v0		jal	print	t_int
13:	move	\$v0, \$t0			la	\$a0,	14
	j	16			jal	print	t
11:	li	\$t0, 1		18:	lw	\$ra,	-4 (\$fp)
	j	13			move	\$sp,	\$fp
16:	lw	\$ra, -12	(\$fp)		lw	\$fp,	(\$fp)
	move	\$sp, \$fp			jr	\$ra	
	lw	\$fp, -8	(\$fp)	L			

## **Nolimips (formerly Mipsy)**

- Another мірs emulator
- Interactive loop
- Unlimited number of \$x42 registers!





