			Function Execution Space Specifiers	Built-in Vector Types (1/2)		
Getting started with CUDA Part 3 - Kernel programming Edwin Carlinet, Joseph Chazalon (firistasselastassetepita.fr) Fall 2023 EPITA Resarch Laboratory (IRE) Edwin Carlinet, Joseph Chazalon (firistasselastassetepita.fr)           Fall 2023           EVITA Resarch Laboratory (IRE)           Weiter State           Versenset et State           Reminder) 3 simple abstractions for a scalable programming model		Kernel programming	Executed on the: Only callable from the:	They make is easy to work with data like images. Alignement must be respected in all operations.		
			<pre>host float HostFunc() host host global void KernelFunc() device host device float DeviceFunc() device device •global defines a kernel function • Each "" consists of two underscore characters • A kernel function must return void • 'It may be called from another kernel for devices of compute capability 3.2 or higher (Dynamic Parallelism support) •device andhost can be used together</pre>	Type         Align.         Type         Align.         Type         Align.           char1, uchar1         1         int1, uint1         4         longlong1, ulonglong1         8           char3, uchar3         1         int2, uint2         8         longlong2, ulonglong2         16           char4, uchar4         4         int4, uint4         16         longlong4, ulonglong3         8           char4, uchar4         4         int4, uint4         16         longlong4, ulonglong4         16           shor1, ushor1         2         long1, ulong1         4 if sizeof(long)         float1         4           shor3, ushor3         2         8, otherwise         float3         4           shor4, ushor4         8         long2, ulong2         8         16           is equal to sizeof(int)         float3         4         16           is equal to sizeof(int)         double1         8         16         oduble1         8           long3, ulong3         16         is equal to sizeof(int)         double1         8         16		
			<ul> <li>host is optional if used alone</li> <li>Built-in Vector Types (2/2)</li> </ul>	4 Long4, ulong4 16 8, otherwise Built-in Variables		
			They all are structures.	Some variables are pre-defined in a kernel and can be used directly.		
CUDA is based at its core on 3 key abstractions: a hierarchy of thread groups s shared memories barrier synchronization This enables a CUDA program to be: partitionned in blocks run on devices with different computation resources	We now want to program kernels. There are several APIs available: • PTX assembly • Driver API (C)	They all come with a constructor function of the form make_ <type name="">: int2 make_int2(int x, int y); The 1st, 2nd, 3rd, and 4th components are accessible through the fields x, y, z, and w, respectively.</type>	Name         Type         Description           gridDim         dim3         dimensions of the grid           blockldx         uint3         block index within the grid           blockDim         dim3         dimensions of the block           threadldx         uint3         thead index within the block           warpSize         int         warp size in threads			
	Book2 Book3 Jack5 Book5 Book5		<pre>uint4 p = make_uint4(128, 128, 128, 255); // or uint4 p(128, 128, 128, 255); uint r = p.x, g = p.y, b = p.z, a = p.w;</pre>	<pre>Example: global void MatAdd(float* A, float* B, float* C, int rows, int cols)</pre>		
			dim3 is an alias of uint3 for which any component left unspecified is initialized to 1.	<pre>int j = threadIdx.x + blockIdx.x * blockDim.x;</pre>		

Example: Shared Variable Declaration Memory Hierarchy Types of Memory Variable Memory Space Specifiers How to declaring CUDA variables Grid Registers Used to store parameters, local variables, etc. Variable declaration Memory Scope Lifetime Block (0, 0) Block (1, 0) Very fast int LocalVar; register thread thread Private to each thread \_\_global\_\_ MatMulKernel(Matrix A, Matrix B, Matrix C, int rows, int cols) \_\_device\_\_\_\_shared\_\_ int SharedVar; shared block block Lots of threads  $\implies$  little memory per thread (spills in global memory if needed) £ Shared Used to store temporary data \_\_device\_\_ int GlobalVar; global grid application Very fast \_\_device\_\_ \_\_constant\_\_ int ConstantVar; constant grid application \_\_shared\_\_ float As[BLOCK\_SIZE][BLOCK\_SIZE]; Shared among all threads in a block Constant A special cache for read-only values Remarks: } Slow at first then very fast Global Large and slow \_\_device\_\_ is optional when used with \_\_shared\_\_, or \_\_constant\_\_ Can also be declared to use dynamically allocated memory. Automatic variables reside in a register Shared among all threads in all blocks (in all kernels) DRAM See the documentation for further details. Caches Transparent use Where to declare variables? Local Local thread memory cached to L2 and/or L1 Figure 2: Programmer view of CUDA memories Ultimately stored in global memory if needed Can host access it? Figure 3: Cache hierarchy Yes: global and constant No: register and shared Use or declare in the kernel Declare outside of any function 8 12 Salient Features of Device Memory Cost to Access Memory What can be shared, among what? What can be shared, among what? Per-thread memory

Memory	Location on/off chip	Cached	Access	Scope	Lifetime
Register	On	n/a	R/W	1 thread	Thread
Local	Off	Yes‡	R/W	1 thread	Thread
Shared	On	n/a	R/W	All threads in block	Block
Global	Off	Yes†	R/W	All threads + host	Host allocation
Constant	Off	Yes	R	All threads $+$ host	Host allocation

 $^{\dagger}$  Cached in L1 and L2 by default on devices of compute capability 6.0 and 7.x; cached only in L2 by default on devices of lower compute capabilities, though some allow opt-in to caching in L1 as well via compilation flags.

 $^{+}$  Cached in L1 and L2 by default except on devices of compute capability 5.x; devices of compute capability 5.x cache locals only in L2.





Figure 4: Memory sharing among threads, blocks

Possible memory access: • Among threads in the same grid (a kernel invocation): • Global memory



Possible memory access: • Among threads in the same grid (a kernel invocation): • Global memory • Global memory • Global memory (efficient) 13

Figure 4: Memory sharing among threads, blocks and grids

14

11

and grids

What can be shared, among what?	Relaxed consistency memory model	Memory Fence Functions	Synchronization Functions
Possible memory access: • Among threads in the same grid (a kernel invocation): • Global memory • Shared memory (dificient) • Shared memory • Shared memory • Shared memory • Registers and local	The CUDA programming model assumes a device with a weakly-ordered memory model, that is the order in which a CUDA thread writes data to shared memory or global memory, is not necessarily the order in which the data is observed being written by another CUDA or host thread. Think register/cache consistency, buffer flush Example: device volatile int X = 1, Y = 2; device void write_from_thread1() {device void read_from_thread2() {device void write_from_thread1() {f	<ul> <li>Memory fence functions can be used to enforce some ordering on memory accesses.</li> <li>voidthreadfence_block(); // Among threads in a block</li> <li>ensures that:</li> <li>All writes to all memory made by the calling thread before the call tothreadfence_block() are observed by all threads in the block of the calling thread as occurring before all writes to all memory made by the calling thread after the call tothreadfence_block();</li> <li>All reads from all memory made by the calling thread before the call tothreadfence_block();</li> <li>All reads from all memory made by the calling thread before the call tothreadfence_block().</li> <li>Like a flush of read and write queues.</li> </ul>	<pre>voidsyncthreads(); waits until all threads in the thread block have reached this point and all global and shared memory accesses made by these threads prior tosyncthreads() are visible to all threads in the block. Stronger thanthreadfence() because it also synchronizes the execution. syncthreads() is used to coordinate communication between the threads of the same block syncthreads() is allowed in conditional code but only if the conditional evaluates identically across the entire thread block, otherwise the code execution is likely to hang or produce</pre>
		<pre>voidthreadfence(); // Among all threads in a grid acts asthreadfence_block() but also ensure that threads from others blocks observe writes in order. This requires to read an uncached value and implies the use of the volatile keywords.</pre>	unintended side effects.
Relaxed consistency memory model	Relaxed consistency memory model	Atomic Functions (1/2)	Atomic Functions (2/2)
The CUDA programming model assumes a device with a <b>weakly-ordered memory model</b> , that is the order in which a CUDA thread writes data to shared memory or global memory, is not necessarily the order in which the data is observed being written by another CUDA or host thread. <i>Think register/cache consistency, buffer flush</i>	The CUDA programming model assumes a device with a <b>weakly-ordered memory model</b> , that is the order in which a CUDA thread writes data to shared memory or global memory, is not necessarily the order in which the data is observed being written by another CUDA or host thread. <i>Think register/cache consistency, buffer flush</i>	Atomic functions perform a read-modify-write atomic operation on one 32-bit or 64-bit word residing in global or shared memory. Most of the atomic functions are available for all the numerical types: int, unsigned int, unsigned long long int, float, double, half, etc.	Arithmetic functions (cont'd) unsigned int atomicInc(unsigned int* address, unsigned int val); //unsigned int atomicDec(unsigned int* address, unsigned int val);
Example:	Example:	Arithmetic functions	Computes (((old == 0) $  $ (old > val)) ? val : (old-1)
<pre>device volatile int X = 1, Y = 2; device void write_from_thread1() {</pre>	device volatile int X = 1, Y = 2; device void vrite_from_thread1() { {	<pre>int atomicAdd(int* address, int val); //int atomicSub(int* address, int val); Read old at address, computes (old + val) and stores it back to address, returns old. int atomicExch(int* address, int val);</pre>	<pre>int atomicCAS(int* address, int compare, int val); Computes (old == compare ? val : old) Bitwise functions</pre>
Possible outcomes for thread 2	Possible outcomes for thread 2	Read old at address, stores val to address, and returns old.	<pre>int atomicAnd(int* address, int val);</pre>
Steamely and an and an and the	Strength and a second state (IDA)		

Strongly-ordered memory model:

• A = 1 and B = 2

- $\mathsf{A}=10$  and  $\mathsf{B}=2$
- $\mathsf{A}=10$  and  $\mathsf{B}=20$

## int atomicMin(int\* address, int val); // int atomicMax(int\* address. int val);

Compute and store min (max).

17

23

## Possible outcomes for thread 2 Strongly-ordered memory model: Weakly-ordered memory model (like CUDA): A = 1 and B = 2 All the previous • $\mathsf{A}=10$ and $\mathsf{B}=2$ • And also A = 1 and B = 20! A = 10 and B = 20 15

#### The API enables task scheduling on homogeneous hardware printf Possible since Fermi devices (Compute Capability 2.x and higher). Limited amount of lines: circular buffer flushed at particular times • but not at program exit: must include call to cudaDeviceSynchronize() before exiting API logical units map to hardware units, enabling work division, parallelization, and compatibility. Example: Hardware view Debugging, Performance analysis Hardware, API, developper views OUTPUT: ALU/core SIMD unit SM Device and Profiling #include <stdio.h> Hello thread 0, f=1.2345 thread 1 \_\_global\_\_ void helloCUDA(float f) { warp if (threadIdx.x == 0) API view printf("Hello thread %d, f=%f\n", block threadIdx.x, f) ; grid 3 int main() { helloCUDA<<<1, 5>>>(1.2345f); cudaDeviceSynchronize(); return 0; Designing kernels in practice Global memory write Check error messages

Developers chose how to map their problem to API units

Everything is possible by default, but some choices are better than others in practice.

		API view			
		thread	warp	block	grid
	pixel	1	?		
	line	?	~	?	
Data view	tile	?	?	1	?
	image			?	~
	unit comparison	1	?		
Computation view	wave propagation	?√	~	?	

1. Split the work (based on some standard algorithm, ideally)

2. Assign the work to compute abstraction (e.g. 3 pixels for each thread,  $3 \times 1024$  pixels per block...)

3. Properly call the kernel depending on the expected block/grid sizes it expects

To dump then inspect a larger amount of intermediate data. Analysis code should be removed for production.

Example:

\_\_global\_\_ void mykernel(float \*input, float \*output, float \*intermediate) {

intermediate[threadIdx.x] = intermediate\_result;

}

}

#### int main() { // allocate input, output AND intermediate

mykernel<<<GS, BS>>>(input, output, intermediate);

// analyse intermediate results

Did you check the error codes?

int atomicOr(int\* address, int val);

int atomicXor(int\* address, int val);

cudaError\_t err = cudaMalloc((void \*\*) &d\_A, size); if (err != cudaSuccess) { printf("%s in %s at line %d\n", cudaGetErrorString(err), \_\_FILE\_\_, \_\_LINE\_\_); exit(EXIT\_FAILURE); z

### CUDA tools

symbols

# CUDA-GDB debugger

#### Debugging flags:

- -G: include device debugging information
- -lineinfo: include line information with
- NSight Great visualization of profiling results

### Based on GDB.

# CUDA-MEMCHECK memory debugging

- tool No recompilation necessary
- cuda-memcheck myprogram Can detect the following errors: memory
- leaks, memory errors (like alignment issues), race conditions, illegal barriers. .
- specified targets

26

cuobjdump: host and device obj

disassemble and overview

binaries

libraries to only contain device code for the

-g: include host debugging information

- Visual tool Other tools integrated

nvprof profiler nvprof myprogram

# Other tools

- - nvdisasm: advanced analysis of device
  - - nvprune: prunes host object files and