# **GPU** Computing

# Patterns for massively parallel programming (part 2)

Reduction Pattern

E. Carlinet, J. Chazalon {firstname.lastname@lrde.epita.fr} April 22

EPITA Research & Development Laboratory (LRDE)





#### Reference

Intuition for reduction pattern

**Output Privatization** 

Reduction Trees

Efficient Reduction Trees

Avoiding idle threads

Algorithm Cascading

Extra optimizations

Summary

Reference

We present (and explain) here a subset of the optimizations described in the presentation "Optimizing Parallel Reduction in CUDA", from Mark Harris, NVIDIA.

Intuition for reduction pattern

Reduction combines every element in a collection into one element using an associative operator.

Sequential computation of a global sum

$$s = (\dots ((B[0] + B[1]) + B[2]) + \dots + B[n])$$

```
sum = 0;
for (int i = 0; i < n; ++i)
sum += B[i];
```

```
__global__ void reduce(const int* buffer, int size, int* sum)
{
    int x = blockIdx.x * blockDim.x + threadIdx.x;
    *sum += buffer[x];
}
```

Is this correct?

```
__global__ void reduce(const int* buffer, int size, int* sum)
{
    int x = blockIdx.x * blockDim.x + threadIdx.x;
    *sum += buffer[x];
}
```

Is this correct?

No: there is a data race

(and a missing boundary check, but this is not the point here)

**Race condition** A computational hazard that arises when the results of the program depend on the timing of uncontrollable events, such as the execution order of threads.

A data race is a particular case of race condition which depends on data.

Thread 1	Thread 2
1. read <b>tmp</b> ← <b>*sum</b>	1. read <b>tmp ← *sum</b>
<pre>2. compute tmp = tmp + buffer[x]</pre>	<pre>2. compute tmp = tmp + buffer[x]</pre>
3. write tmp $\rightarrow$ *sum	3. write $tmp \rightarrow *sum$

We need to ensure that each of those read-compute-write sequences are atomics to avoid data races.

#### Atomics

- Read, modify, write in one operation
- $\cdot\,$  Cannot be mixed with accesses from other thread
- $\cdot$  On global memory, and shared memory
- $\cdot\,$  Atomic operations to the same address are serialized

# Operations

Arithmetic	atomic{Add,Sub,Inc,Dec}
Min-max	atomic{Min,Max}
Primitives	atomic{Exch,CAS}
Bitwise	atomic{And,Or,Xor}

#### Accumulation in global memory

```
__global__ void reduce0(const int* buffer, int size, int* sum)
{
    int x = blockIdx.x * blockDim.x + threadIdx.x;
    if (x < size) atomicAdd(sum, buffer[x]);
}</pre>
```

#### Accumulation in global memory

```
__global__ void reduce0(const int* buffer, int size, int* sum)
{
    int x = blockIdx.x * blockDim.x + threadIdx.x;
    if (x < size) atomicAdd(sum, buffer[x]);
}</pre>
```

# Analysis (old Maxwell benchmark)



Time: 5.619 ms

Correct result but **high contention** on the global atomic variable → the execution is actually **sequential**! This version will produce the right result.

However, is it really parallel?

How our global atomic instruction is executed:

- 1. lock memory "cell",
- 2. read old value (approx. 100 cycles from L2 cache, 1000 from DRAM),
- 3. compute new value,
- 4. write new value (approx. 100 cycles from L2 cache, 1000 from DRAM)
- 5. release the memory "cell"

Memory "cell" =? cache line ("segments") = 128 bytes = 32 uint32

Our kernel generates a lot of collisions on global memory. This forces the serialization of much of the work!




Figure 1: Timing of atomic operation using L2 cache

**Output Privatization** 

Atomic operations are much much faster on shared memory.

However, shared memory is only shared within a thread block: this requires to adapt the code.





Figure 2: Timing of atomic operation using shared memory

# Motivation for output privatization



Instead of heavy contention and serialization because of atomics to global memory...

...use local memory to:

- 1. accelerate atomics
- reduce contention and serialization of writes to global memory

#### Code for static allocation

```
__global__ void histo(int* buf, int w, int h, int pitch, int max_iter, int* hist)
{
    __shared__ int localHist[MAX_ITER+1]; // compile-time constant
}
```


### Code for static allocation

```
__global__ void histo(int* buf, int w, int h, int pitch, int max_iter, int* hist)
{
    __shared__ int localHist[MAX_ITER+1]; // compile-time constant
}
```


#### Code for dynamic allocation

```
__global__ void histo(int* buf, int w, int h, int pitch, int max_iter, int* hist)
{
    extern __shared__ int localHist[]; // no allocation
}
int main() {
    // ...
    histo<<<nBlocks, threadsPerBlock, (max_iter + 1) * sizeof(int)>>>(/* ... */);
    // dynamic allocation of shared memory (3rd <<<...>>> parameter)
}
```

# **Reduction Pattern V2: Output privatization**



# **Reduction Pattern V2: Output privatization**



#### // Local accumulation

```
int x = blockIdx.x * blockDim.x + threadIdx.x;
if (x < size) atomicAdd(&local_sum, buffer[x]);</pre>
```

```
// Commit to global memory
if (threadIdx.x == 0) atomicAdd(sum, local_sum);
```

### Execution synchronization

\_\_\_syncthreads() forces all threads in a block to reach a given code line before they continue.

This synchronization mechanism also forces *memory synchronization*.

# Execution synchronization

\_\_syncthreads() forces all threads in a block to reach a given code line before they continue.

This synchronization mechanism also forces memory synchronization.

# Memory synchronization


- Nvidia GPUs (and compiler) implement a relaxed consistency model
- No global ordering between memory accesses
- · Threads may not see the writes/atomics in the same order
- Enforcing memory ordering:
  - $\cdot$  \_\_threadfence\_block
  - \_\_threadfence
  - \_\_threadfence\_system
- Make writes preceding the fence appear before writes following the fence for the other threads at the block / device / system level
- $\cdot\,$  Make reads preceding the fence happen after reads following the fence

# Reduction Pattern V2: Output privatization (with syncs)



# **Reduction Pattern V2: Output privatization**

#### Global atomic



Output privatization

Less collisions, but local summations remain sequential!


**Reduction Trees** 

We need to think a bit more to really achieve a parallel computation.


We can leverage properties of reduction functions to implement different computation flows:

- reduction functions are functions like min, max, sum or product
- $\cdot\,$  they are associative and commutative
- they have a well-defined **identity value** (e.g., 0 for sum)

#### Sequential reduction




Parallel reduction using a tree



It's all about moving parenthesis! Sequential:  $(\dots ((0 + A[0]) + A[1]) + \dots + A[n])$ Tree:  $(\dots ((A[0] + A[1]) + \dots) + \dots + (\dots + (A[n-1] + A[n])) \dots)$ 

#### Sequential reduction




Number of operations: N-1Number of steps: N-1Number of threads required: 1

The tree parallel version is:

- $\cdot$  work efficient: same number of operations as the efficient sequential version
- · not resource efficient:

average number of thread  $((N-1)/log_2(N)) \ll$  peak requirement (N/2)

#### Parallel reduction using a tree



Number of operations: N-1 Number of steps:  $log_2(N)$  Number of threads required (peak): N/2


Num. op 
$$= \frac{N}{2} + \frac{N}{4} + \frac{N}{8} + \dots + 1$$
  
 $= \frac{N}{2} \cdot (\frac{1}{2})^0 + \frac{N}{2} \cdot (\frac{1}{2})^1 + \frac{N}{2} \cdot (\frac{1}{2})^2 + \dots + \frac{N}{2} \cdot (\frac{1}{2})^{k-1}$  with  $k = \log_2(N)$ .

Knowing that:

Hence:

$$\begin{split} \sum_{i=0}^{n-1} ar^{i} &= a \frac{1-r^{n}}{1-r} \\ \text{we have } a &= \frac{N}{2} \text{ and } r = \frac{1}{2}. \end{split} \qquad \text{Num. op} &= \frac{N}{2} \cdot (\frac{1}{2})^{0} + \frac{N}{2} \cdot (\frac{1}{2})^{1} + \frac{N}{2} \cdot (\frac{1}{2})^{2} + \dots + \frac{N}{2} \cdot (\frac{1}{2})^{k-1} \\ &= \frac{N}{2} (\frac{1-(\frac{1}{2})^{k}}{1-\frac{1}{2}}) \\ &= N(1-\frac{1}{2^{k}}) \\ &= N(1-\frac{1}{N}) \\ &= N-1 \quad \Box \end{split}$$

# Reduction Pattern: tree reduction without atomics



- Use a local sum without atomics
  - $\cdot$  Map a reduction tree to compute units (threads)
- $\cdot\,$  Add to a global atomic once for each block

```
__global__ void reduce2(const int* buffer, int size, int* sum)
{
    extern shared int partialSum[]; // len=blockDim.x
    // each thread loads one element from global to shared mem
    unsigned int tid = threadIdx.x;
    unsigned int i = blockIdx.x*blockDim.x + threadIdx.x;
    partialSum[tid] = buffer[i];
    __syncthreads();
```

```
// Collaborative reduction
...
```

}


```
__global__ void reduce2(const int* buffer, int size, int* sum)
{
    extern __shared__ int partialSum[]; // len=blockDim.x
```

```
// each thread loads one element from global to shared mem
...
```

```
// Collaborative reduction
for (unsigned int stride = 1; stride < blockDim.x; stride *= 2)
{
    if (tid % (2 * stride) == 0)
        partialSum[tid] += partialSum[tid + stride];
    ___syncthreads();
}</pre>
```

```
// write result for this block to global mem
if (tid == 0) atomicAdd(sum, partialSum[0]);
```

# Reduction Pattern: tree reduction without atomics



Method	Time
Global atomic	5.619 ms
Local atomics	3.465 ms
Local No Atomic	4.262 ms


#### What is happening?

The (naive) tree version is slower than the locally sequential version!

#### Any idea?

In each iteration, two control flow paths will be sequentially traversed for each warp

- $\cdot\,$  Threads that perform addition and threads that do not
- $\cdot\,$  Threads that do not perform addition still consume execution resources




Half or fewer of threads will be executing after the first step

- All odd-index threads are disabled after first step
- When typically used on buffers of 2048 items, after the 5th step, entire warps in each block will fail the if test → poor resource utilization but no divergence
- This can go on for a while, up to 6 more steps (stride = 32, 64, 128, 256, 512, 1024), where each active warp only has one productive thread until all warps in a block retire

With only a few threads active in each warp, our Streaming Processors are starving!

- $\cdot\,$  We need to group active threads in the same warps.
- This will enable us to stop useless warps as soon as possible.

Efficient Reduction Trees



\_\_global\_\_ void reduce3(const int\* buffer, int size, int\* sum)
{
 extern \_\_shared\_\_ int partialSum[]; // len=blockDim.x
 // Collaborative loading

```
// (unchanged)
```

```
// Collaborative reduction
for (unsigned int stride = blockDim.x/2; stride >= 1; stride /= 2)
{
    if (tid < stride)
        partialSum[tid] += partialSum[tid + stride];
    __syncthreads();
}</pre>
```

```
// Write to global memory
// (unchanged)
```

#### For a 1024 thread block

- No divergence in the first 5 steps
  - 1024, 512, 256, 128, 64, 32 consecutive threads are active in each step
  - All threads in each warp either all active or all inactive
- The final 5 steps will still have divergence
  - Can use warp-level optimization then (warp shuffle)
  - Requires warp synchronization with CC 7.0+

## Performance analysis:

Method	Time
Global atomic	5.619 ms
Local atomics	3.465 ms
Local No Atomic	4.262 ms
Local No Atomic Grouped	MISSING

Missing on old benchmark, better than reduce2, but wait until the end...

Avoiding idle threads

```
__global__ void reduce3(const int* buffer, int size, int* sum)
{
    ...
    for (unsigned int stride = blockDim.x/2; stride >= 1; stride /= 2)
    {
        if (tid < stride)
    ...
}</pre>
```

Half of the threads are idle in the first loop iteration.

Let's load twice!

# Double loading

```
__global__ void reduce4(const int* buffer, int size, int* sum)
{
    extern __shared__ int partialSum[]; // len=blockDim.x * 2
```

```
// Collaborative loading
int t = threadIdx.x;
int start = 2 * blockIdx.x * blockDim.x;
int x = start + t;
partialSum[t] = (x < size) ? buffer[x] : 0;
x += blockDim.x;
partialSum[t + blockDim.x] = (x < size) ? buffer[x] : 0;
__syncthreads();
```

#### // Collaborative reduction

```
for (unsigned int stride = blockDim.x; stride >= 1; stride /= 2)
// (unchanged)
```

}

Requires to half the number of blocks!

This idea has 2 advantages:

- 1. it reduces the number of blocks (less scheduling overhead)
- 2. it avoid idle threads in the first iteration of the loop

#### but

- $\cdot$  it puts more pressure on shared memory
- it just postpones the problem

Algorithm Cascading

# What happens with very large input arrays? Lot of global atomics.

#### How to avoid this?

#### Global array, one cell for each block

- No more locks
- But requires a second level of reduction AND requires extra writes

#### More work per thread

- Just fire enough blocks to hide latency
- Sequential reduction, then tree reduction
- "algorithm cascading"

# Algorithm Cascading

Perform first reduction during the collaborative loading. Warning: kernel launch parameters must be scaled accordingly! N <= blockDim.x \* gridDim.x \* workPerThread

```
__global__ void reduce5(const int* buffer, int size, int* sum) {
    extern __shared__ int partialSum[]; // len=blockDim.x
```

```
// Cascading
int t = threadIdx.x:
int x = blockIdx.x * blockDim.x + t;
int gridSize = blockDim.x * gridDim.x;
partialSum[t] = 0; // private to thread: no need to sync!
while (x < size) { // <<<< auto adjust work per thread!</pre>
  partialSum[t] += buffer[x];
  x += gridSize;
__syncthreads();
//...
```

This cascading strategy scales beautifully: we just need to fire enough blocks to hide the latency of data loading.

All threads are active, and perform one operation per data item, except at the end of the buffer.

Some extra optimizations are still possible...

Extra optimizations

Fight for ancillary instructions overhead: address arithmetic and loop overhead that are not core computation (like loads, stores or arithmetics)

Solution: loop unrolling

- Unroll tree reduction loop for the last warp (less synchronization needed)
- Unroll all tree reduction loops (need to know block size)
- Unroll the sequential reduction loop (knowing the work per thread)

# Loop unrolling 🌙

. . .

```
__global__ void reduce6(const int* buffer, int size, int* sum) {
{
    extern shared int partialSum[];
    // Loading + linear reduction
    . . .
    for (unsigned int s = blockDim.x/2; s > 32; s >>=1)
        if (tid < s)</pre>
            partialSum[tid] += partialSum[tid+s];
        syncthreads();
    }
    if (tid < 32) warpReduce4(partialSum, tid);</pre>
```

```
__device__ void warpReduce(volatile int* partialSum, int tid)
{
    partialSum[tid] += partialSum[tid + 32];
```

```
partialSum[tid] += partialSum[tid + 16];
partialSum[tid] += partialSum[tid + 8];
partialSum[tid] += partialSum[tid + 4];
partialSum[tid] += partialSum[tid + 2];
partialSum[tid] += partialSum[tid + 1];
```

And there are even more warp tricks available.

Summary

It is easy to be wrong!

Algorithmic optimizations:

- coalesced accesses
- $\cdot\,$  output privatization
- group active threads
- algorithm cascading

Code optimizations:

• Loop unrolling

Benchmark on target hardware

- minimize compute time for compute-bound programs
- maximize bandwidth for memory-bound programs

## Time to compute the sum of 132 M integers. GTX 1060, Compute Capabilities 7.5

Variant	function	time
Global atomicAdd	reduce0	7.02 ms
Output privatization	reduce1	7.68 ms
Tree red., thread divergence	reduce2	29.45 ms
Tree red., NO thread div.	reduce3	17.69 ms
Tree red., NO thread div., dlb load	reduce4	Х
Tree red., NO thread div., add twice	not shown	9.32 ms
Tree red., NO thread div., cascading	reduce5	4.65 ms
Tree red., NO thread div., add twice, warp unroll	pproxreduce6	6.58 ms
Tree red., NO thread div., cascading, full unroll	not shown	4.55 ms
Cascading and global atomic add	reduce7	4.60 ms
Cascading, warp tree red., avoid idle warps	reduce8	0.56 ms

```
__global__ void reduce13(int* sum, int* buffer, int size)
{
    int private_acc = 0;
```

```
unsigned int tid = threadIdx.x;
unsigned int i = blockIdx.x*blockDim.x + tid;
unsigned int gridSize = blockDim.x*gridDim.x;
```

```
// Cascading
while (i < size){
    private_acc += buffer[i];
    i+= gridSize;
}</pre>
```

```
atomicAdd(sum, private_acc);
```

# Avoiding idle warps 🤳 🤙

```
__global__ void reduce14(int* sum, int* buffer, int size)
{ // Launch with 32 threads per block, ceil(size / 1024) blocks
    shared int block sum;
    unsigned int tid = threadIdx.x;
    unsigned int i = blockIdx.x*blockDim.x + threadIdx.x;
    if (tid == 0) block_sum = 0;
    __syncthreads();
    int thread sum = 0; // Cascading and auto compiler unrolling
    for (int k = 0; k < 32; ++k)
        thread sum += buffer[i + k * 32]:
    atomicAdd(&block_sum, thread_sum); // Block
    __syncthreads();
    if (tid == 0) atomicAdd(sum, block sum);
```

- Cascading is great well map is great
- · Don't optimize too soon benchmarking is more important architecture changes quickly
- Pick the right tree-based reduction algorithm
- $\cdot\,$  Context switching is cheap
- Less (arithmetic) operations = less work = faster kernels (obvious, isn't it?)