Instruction Selection

Akim Demaille Étienne Renault Roland Levillain first.last@lrde.epita.fr

EPITA — École Pour l'Informatique et les Techniques Avancées

April 24, 2016

Instruction Selection

- Microprocessors
- 2 A Typical risc: mips
- 3 The EPITA Tiger Compiler
- 4 Instruction Selection

Microprocessors

- Microprocessors
- 2 A Typical risc: mips
- 3 The EPITA Tiger Compiler
- 4 Instruction Selection

Instruction set architecture is the structure of a computer that a machine language programmer (or a compiler) must understand to write a correct (timing independent) program for that machine IBM introducing 360 (1964)

The Instruction Set Architecture (ISA) is the part of the processor that is visible to the programmer or compiler writer.

What is an instruction set?

An instruction set specifies a processor functionality:

- what operations are supported
- what storage mechanisms are used
- how to access storage
- how to communicate program to processor

Technical aspect of instruction set

- 1 format: length, encoding
- operations: data type (floating or fixed point), number and kind of operands
- 3 storage:
 - internal: accumulator, stack, register
 - memory: address size, addressing modes
- control: branch condition, support for procedures, predication

What makes a good instruction set?

An instruction set specifies a processor functionnality:

- implementability: support for a (high performances) range of implementation
- programmability: easy to express program (by Humans beore 80's, mostly by compiler nowadays)
- backward/forward compatibility: implementability & programmability acrss generation

cisc - Complex Instruction Set Chip

- large number of instructions (100-250)
- 6, 8, 16 registers, some for pointers, others for integer computation
- arithmetic in memory can be processed
- two address code
- many possible effects (e.g., self-incrementation)

cisc - Pros & Cons

Pros:

- Simplified compiler: translation from IR is straightforward
- Smaller assembly code than risc assembly code
- Fewer instructions will be fetched
- Special purpose register available: stack pointer, interrupt handling ...

Cons:

- Variable length instruction format
- Many instruction require many clock for execution
- Limiter number of general purpose register
- (often) new version of cisc include the subset of instructions of the previous version

Motivations for something else!

Though the CISC programs could be small in length, but number of bits of memory occupies may not be less

The complex instructions do not simplify the compilers: many clock cycles can be wasted to find the appropriate instruction.

risc architectures were designed with the goal of executing one instruction per clock cycle.

risc - Reduced Instruction Set Chip

- 32 generic purpose registers
- arithmetic only available on registers
- 3 address code
- load and store relative to a register (M[r + const])
- only one effect or result per instruction

risc – Pipeline 1/3

Pipelining is the overlapping the execution of several instructions in a pipeline fashion.

A pipeline is (typically) decomposed into five stages:

- Instruction Fetch (IF)
 - Instruction Decode (ID)
 - Execute (EX)
 - Memory Access (MA)
 - Write Back (WB)

risc – Pipeline 2/3

```
inst1:
      IF
          ID
              EX
                   MA
                        WB
          IF
inst2:
              ID
                   EX
                        MA
                              WB
               IF
inst3:
                    ID EX
                             MA
                                   WB
inst4:
                    IF
                         ID EX
                                   MA
                                        WB
                         IF
                              ID
                                   ΕX
inst5:
                                         MA
                                              WB
```

The slowest stage determines the speed of the whole pipeline!

Ex introduces latency

- Register-Register Operation: 1 cycle
- Memory Reference: 2 cycles
- Multi-cycle Instructions (floating point): many cycles

risc – Pipeline 3/3

Data hazard: When an instruction depends on the results of a previous instruction still in the pipeline.

- inst1 write in \$s1 during WB
- inst1 read in \$s1 during ID

```
inst1: IF ID EX MA WB inst2: IF ID EX MA WB
```

inst2 must be split, causing delays...

other dependencies can appears

risc - Pros & Cons

Pros:

- Fixed length instructions: decoding is easier
- Simpler hardware: higher clock rate
- Efficient Instruction pipeline
- Large number of general purpose register
- Overlapped register windows to speed up procedure call and return
- One instruction per cycle

Cons:

- Minimal number of addressing modes: only Load and Store
- Relatively few instructions

Nowadays

- the classification pure-risc or pure-cisc is becoming more and more inappropriate and may be irrelevant
- modern processors use a calculated combination elements of both design styles
- decisive factor is based on a tradeoff between the required improvement in performance and the expected added cost
- Some processors that are classified as CISC while employing a number of RISC features, such as pipelining

ARM provides the advantage of using a CISC (in terms of functionality) and the advantage of an RISC (in terms of reduced code lengths).

Lessons to be learned

Implementability

Driven by technology: microcode, VLSI, FPGA, pipelining, superscalar, SIMD, SSE

Programmability

Driven by compiler technology

Sum-up

- Many non technical issues influence ISA's
- Best solutions don't always win (Intel X86)

Intel X86 (IA32)

- Introduced in 1978
- 8 × 32 bits "general" register
- variable length instructions (1–15 byte)
- long life to the king! 13 generations from Intel 8086 to Intel Skylake/Cannonlake (i3/i7)

Intel's trick?

Decoder translates cisc into risc micro-operations

A Typical risc: mips

- Microprocessors
- 2 A Typical risc: mips
 - Integer Arithmetics
 - Logical Operations
 - Control Flow
 - Loads and Stores
 - Floating Point Operations
- 3 The EPITA Tiger Compiler
- 4 Instruction Selection

mips Registers and Use Convention [Larus, 1990]

Name	Number	Usage
zero	0	Constant 0
at	1	Reserved for assembler
v0-v1	2–3	Expression evaluation and results of a function
a0-a3	4–7	Function argument 1–4
t0-t7	8–15	Temporary (not preserved across call)
s0-s7	16-23	Saved temporary (preserved across call)
t8-t9	24-25	Temporary (not preserved across call)
k0-k1	26–27	Reserved for OS kernel
gp	28	Pointer to global area
sp	29	Stack pointer
fp	30	Frame pointer
ra	31	Return address (used by function call)

Typical risc Instructions

The following slides are based on [Larus, 1990].

- The assembler translates pseudo-instructions (marked with † below).
- In all instructions below, Src2 can be
 - a register
 - an immediate value (a 16 bit integer).
- The immediate forms are included for reference.
- The assembler translates the general form (e.g., add) into the immediate form (e.g., addi) if the second argument is constant.

Integer Arithmetics

- Microprocessors
- 2 A Typical risc: mips
 - Integer Arithmetics
 - Logical Operations
 - Control Flow
 - Loads and Stores
 - Floating Point Operations
- The EPITA Tiger Compiler
- Instruction Selection

Arithmetic: Addition/Subtraction

```
addi Rdest, Rsrc1, Imm
Addition Immediate (with overflow)
addu Rdest, Rsrc1, Src2
Addition (without overflow)
addiu Rdest, Rsrc1, Imm
Addition Immediate (without overflow)
Put the sum of the integers from Rsrc1 and Src2 (or Imm) into Rdest.

sub Rdest, Rsrc1, Src2
Subtract (with overflow)
subu Rdest, Rsrc1, Src2
Subtract (without overflow)
```

Put the difference of the integers from Rsrc1 and Src2 into Rdest.

Addition (with overflow)

add Rdest, Rsrc1, Src2

Arithmetic: Division

If an operand is negative, the remainder is unspecified by the mips architecture and depends on the conventions of the machine on which spim is run.

```
div Rsrc1, Rsrc2
divu Rsrc1, Rsrc2
```

Divide (signed)

Divide (unsigned)

Divide the contents of the two registers. Leave the quotient in register 10 and the remainder in register hi.

```
div Rdest, Rsrc1, Src2
```

Divide (signed, with overflow) †

divu Rdest, Rsrc1, Src2

Divide (unsigned, without overflow) †

Put the quotient of the integers from Rsrc1 and Src2 into Rdest.

```
rem Rdest, Rsrc1, Src2
```

Remainder †

remu Rdest, Rsrc1, Src2

Unsigned Remainder †

Likewise for the the remainder of the division.

Arithmetic: Multiplication

```
mul Rdest, Rsrc1, Src2

mulo Rdest, Rsrc1, Src2

mulou Rdest, Rsrc1, Src2

Multiply (with overflow) †

mulou Rdest, Rsrc1, Src2

Unsigned Multiply (with overflow) †

Put the product of the integers from Rsrc1 and Src2 into Rdest.

mult Rsrc1, Rsrc2

Multiply

multu Rsrc1, Rsrc2

Unsigned Multiply

Multiply the contents of the two registers. Leave the low-order word of the product in register 10 and the high-word in register hi.
```

Arithmetic Instructions

abs Rdest, Rsrc

Put the absolute value of the integer from Rsrc in Rdest.

neg Rdest, Rsrc

Negate Value (with overflow) †

 neg Rdest, Rsrc
 Negate Value (with overflow)

 negu Rdest, Rsrc
 Negate Value (without overflow)

Put the negative of the integer from Rsrc into Rdest.

Logical Operations

- Microprocessors
- 2 A Typical risc: mips
 - Integer Arithmetics
 - Logical Operations
 - Control Flow
 - Loads and Stores
 - Floating Point Operations
- The EPITA Tiger Compiler
- 4 Instruction Selection

Logical Instructions

and Rdest, Rsrc1, Src2
andi Rdest, Rsrc1, Imm

AND

AND Immediate

Put the logical AND of the integers from Rsrc1 and Src2 (or Imm) into Rdest.

not Rdest, Rsrc

NOT †

Put the bitwise logical negation of the integer from Rsrc into Rdest.

Logical Instructions

```
nor Rdest, Rsrc1, Src2
```

NOR

Put the logical NOR of the integers from Rsrc1 and Src2 into Rdest.

or Rdest, Rsrc1, Src2

OR

ori Rdest, Rsrc1, Imm

OR Immediate

Put the logical OR of the integers from Rsrc1 and Src2 (or Imm) into Rdest.

xor Rdest, Rsrc1, Src2

XOR

xori Rdest, Rsrc1, Imm

XOR Immediate

Put the logical XOR of the integers from Rsrc1 and Src2 (or Imm) into Rdest.

Logical Instructions

```
rol Rdest, Rsrc1, Src2
                                                                  Rotate Left †
                                                                 Rotate Right †
ror Rdest, Rsrc1, Src2
 Rotate the contents of Rsrc1 left (right) by the distance indicated by Src2 and
 put the result in Rdest.
                                                              Shift Left Logical
sll Rdest, Rsrc1, Src2
                                                      Shift Left Logical Variable
sllv Rdest, Rsrc1, Rsrc2
                                                         Shift Right Arithmetic
sra Rdest, Rsrc1, Src2
srav Rdest, Rsrc1, Rsrc2
                                                 Shift Right Arithmetic Variable
                                                             Shift Right Logical
srl Rdest, Rsrc1, Src2
                                                    Shift Right Logical Variable
srlv Rdest, Rsrc1, Rsrc2
 Shift the contents of Rsrc1 left (right) by the distance indicated by Src2
 (Rsrc2) and put the result in Rdest.
```

Control Flow

- Microprocessors
- 2 A Typical risc: mips
 - Integer Arithmetics
 - Logical Operations
 - Control Flow
 - Loads and Stores
 - Floating Point Operations
- The EPITA Tiger Compiler
- Instruction Selection

Comparison Instructions

seq Rdest, Rsrc1, Src2
Set Rdest to 1 if Rsrc1 equals Src2, otherwise to 0.

Set Equal †

sne Rdest, Rsrc1, Src2

Set Not Equal †

Set Rdest to 1 if Rsrc1 is not equal to Src2, otherwise to 0.

Comparison Instructions

```
Set Greater Than Equal †
sge Rdest, Rsrc1, Src2
                                           Set Greater Than Equal Unsigned †
sgeu Rdest, Rsrc1, Src2
 Set Rdest to 1 if Rsrc1 > Src2, otherwise to 0.
                                                          Set Greater Than †
sgt Rdest, Rsrc1, Src2
                                                 Set Greater Than Unsigned †
sgtu Rdest, Rsrc1, Src2
 Set Rdest to 1 if Rsrc1 > Src2, otherwise to 0.
                                                       Set Less Than Equal †
sle Rdest, Rsrc1, Src2
sleu Rdest, Rsrc1, Src2
                                              Set Less Than Equal Unsigned †
 Set Rdest to 1 if Rsrc1 < Src2, otherwise to 0.
                                                               Set Less Than
slt Rdest, Rsrc1, Src2
slti Rdest, Rsrc1, Imm
                                                    Set Less Than Immediate
                                                     Set Less Than Unsigned
sltu Rdest, Rsrc1, Src2
                                           Set Less Than Unsigned Immediate
sltiu Rdest, Rsrc1, Imm
 Set Rdest to 1 if Rsrc1 < Src2 (or Imm), otherwise to 0.
```

Branch and Jump Instructions

Branch instructions use a signed 16-bit offset field: jump from -2^{15} to $+2^{15}-1$) instructions (not bytes). The jump instruction contains a 26 bit address field.

b label Branch instruction †

Unconditionally branch to label.

j label Jump

Unconditionally jump to label.

jal labelJump and Linkjalr RsrcJump and Link Register

Unconditionally jump to *label* or whose address is in Rsrc. Save the address of the next instruction in register 31.

jr Rsrc Jump Register

Unconditionally jump to the instruction whose address is in register Rsrc.

Branch and Jump Instructions

bczt label Branch Coprocessor z True
bczf label Branch Coprocessor z False
Conditionally branch to label if coprocessor z's condition flag is true (false).

Branch and Jump Instructions

Conditionally branch to *label* if the contents of Rsrc1 * Src2.

```
beq Rsrc1, Src2, label
bne Rsrc1, Src2, label
```

begz Rsrc, label

bnez Rsrc, label

Branch on Equal Branch on Not Equal

Branch on Equal Zero † Branch on Not Equal Zero †

Branch and Jump Instructions

Conditionally branch to *label* if the contents of Rsrc1 * Src2.

bge Rsrc1, Src2, label
Branch on Greater Than Equal †
bgeu Rsrc1, Src2, label
Branch on GTE Unsigned †
Branch on Greater Than Equal Zero
bgezal Rsrc, label
Branch on Greater Than Equal Zero And Link
Conditionally branch to label if the contents of Rsrc are greater than or equal to
0. Save the address of the next instruction in register 31.

bgt Rsrc1, Src2, label
bgtu Rsrc1, Src2, label
bgtz Rsrc, label

Branch on Greater Than †
Branch on Greater Than Unsigned †
Branch on Greater Than Zero

Branch and Jump Instructions

```
Conditionally branch to label if the contents of Rsrc1 are * to Src2.
                                                  Branch on Less Than Equal †
ble Rsrc1, Src2, label
                                                    Branch on LTE Unsigned †
bleu Rsrc1, Src2, label
                                               Branch on Less Than Equal Zero
blez Rsrc, label
                                  Branch on Greater Than Equal Zero And Link
bgezal Rsrc, label
bltzal Rsrc, label
                                                Branch on Less Than And Link
 Conditionally branch to label if the contents of Rsrc are greater or equal to 0 or
 less than 0, respectively. Save the address of the next instruction in register 31.
                                                        Branch on Less Than †
blt Rsrc1, Src2, label
                                               Branch on Less Than Unsigned †
bltu Rsrc1, Src2, label
bltz Rsrc, label
                                                     Branch on Less Than Zero
```

Exception and Trap Instructions

rfe

Return From Exception

Restore the Status register.

syscall

System Call

Register \$v0 contains the number of the system call provided by spim.

break n

Break

Cause exception n. Exception 1 is reserved for the debugger.

nop

No operation

Do nothing.

Loads and Stores

- Microprocessors
- 2 A Typical risc: mips
 - Integer Arithmetics
 - Logical Operations
 - Control Flow
 - Loads and Stores
 - Floating Point Operations
- The EPITA Tiger Compiler
- 4 Instruction Selection

Constant-Manipulating Instructions

li Rdest, imm

Load Immediate †

Move the immediate imm into Rdest.

lui Rdest, imm

Load Upper Immediate

Load the lower halfword of the immediate imm into the upper halfword of Rdest. The lower bits of the register are set to 0.

Load: Byte & Halfword

lb Rdest, address
Load Byte
lbu Rdest, address
Load Unsigned Byte
Load the byte at address into Rdest. The byte is sign-extended by the 1b, but
not the 1bu, instruction.

lh Rdest, address
Load Halfword
lhu Rdest, address
Load Unsigned Halfword

Load the 16-bit quantity (halfword) at address into register Rdest. The halfword

is sign-extended by the 1h, but not the **lhu**, instruction

Load: Word

```
Load Word
lw Rdest, address
 Load the 32-bit quantity (word) at address into Rdest.
lwcz Rdest. address
                                                        Load Word Coprocessor
 Load the word at address into Rdest of coprocessor z (0-3).
                                                                Load Word Left
lwl Rdest, address
lwr Rdest, address
                                                              Load Word Right
 Load the left (right) bytes from the word at the possibly-unaligned address into
 Rdest.
                                                     Unaligned Load Halfword †
ulh Rdest, address
                                           Unaligned Load Halfword Unsigned †
ulhu Rdest, address
 Load the 16-bit quantity (halfword) at the possibly-unaligned address into Rdest.
 The halfword is sign-extended by the ulh, but not the ulhu, instruction
                                                        Unaligned Load Word †
ulw Rdest, address
 Load the 32-bit quantity (word) at the possibly-unaligned address into Rdest.
```

Load Instructions

la Rdest, address Load Address †
Load computed address, not the contents of the location, into Rdest.

ld Rdest, address

Load Double-Word †

Load the 64-bit quantity at address into Rdest and Rdest + 1.

Store: Byte & Halfword

sb Rsrc, address
Store the low byte from Rsrc at address.

Store Byte

sh Rsrc, address
Store the low halfword from Rsrc at address.

Store Halfword

Store: Word

sw Rsrc, address Store Word
Store the word from Rsrc at address.

swcz Rsrc, address Store Word Coprocessor

Store the word from Rsrc of coprocessor z at address.

swl Rsrc, addressStore Word Leftswr Rsrc, addressStore Word Right

Store the left (right) bytes from Rsrc at the possibly-unaligned address.

ush Rsrc, address Unaligned Store Halfword †

Store the low halfword from Rsrc at the possibly-unaligned *address*.

usw Rsrc, address

Unaligned Store Word †

Store the word from Rsrc at the possibly-unaligned address.

Store: Double Word

sd Rsrc, address

Store Double-Word †
Store the 64-bit quantity in Rsrc and Rsrc + 1 at address.

Data Movement Instructions

move Rdest, Rsrc

Move †

Move the contents of Rsrc to Rdest.

The multiply and divide unit produces its result in two additional registers, hi and lo (e.g., mul Rdest, Rsrc1, Src2).

mfhi Rdest

Move From hi

mflo Rdest

Move From Io

Move the contents of the hi (lo) register to Rdest.

mthi Rdest

Move To hi

mtlo Rdest

Move To lo

Move the contents Rdest to the hi (lo) register.

Data Movement Instructions

Coprocessors have their own register sets. These instructions move values between these registers and the CPU's registers.

mfc1.d Rdest, FRsrc1 Move Double From Coprocessor 1 † Move the contents of floating point registers FRsrc1 and FRsrc1 + 1 to CPU registers Rdest and Rdest + 1.

Floating Point Operations

- Microprocessors
- 2 A Typical risc: mips
 - Integer Arithmetics
 - Logical Operations
 - Control Flow
 - Loads and Stores
 - Floating Point Operations
- 3 The EPITA Tiger Compiler
- 4 Instruction Selection

mips Floating Point Instructions

- Floating point coprocessor 1 operates on single (32-bit) and double precision (64-bit) FP numbers.
- 32 32-bit registers \$f0-\$f31.
- Two FP registers to hold doubles.
- FP operations only use even-numbered registers including instructions that operate on single floats.
- Values are moved one word (32-bits) at a time by lwc1, swc1, mtc1, and mfc1 or by the l.s, l.d, s.s, and s.d pseudo-instructions.
- The flag set by FP comparison operations is read by the CPU with its bc1t and bc1f instructions.

Floating Point: Arithmetics

Compute the \ast of the floating float doubles (singles) in FRsrc1 and FRsrc2 and put it in FRdest.

```
add.d FRdest, FRsrc1, FRsrc2
add.s FRdest, FRsrc1, FRsrc2
div.d FRdest, FRsrc1, FRsrc2
div.s FRdest, FRsrc1, FRsrc2
mul.d FRdest, FRsrc1, FRsrc2
mul.s FRdest, FRsrc1, FRsrc2
sub.d FRdest. FRsrc1. FRsrc2
sub.s FRdest, FRsrc1, FRsrc2
abs.d FRdest, FRsrc
abs.s FRdest, FRsrc
neg.d FRdest, FRsrc
neg.s FRdest, FRsrc
```

Floating Point Addition Double Floating Point Addition Single Floating Point Divide Double Floating Point Divide Single Floating Point Multiply Double Floating Point Multiply Single Floating Point Subtract Double Floating Point Subtract Single Floating Point Absolute Value Double Floating Point Absolute Value Single Negate Double Negate Single

Floating Point: Comparison

Compare the floating point double in FRsrc1 against the one in FRsrc2 and set the floating point condition flag true if they are *.

```
c.eq.d FRsrc1, FRsrc2
c.eq.s FRsrc1, FRsrc2
c.le.d FRsrc1, FRsrc2
c.le.s FRsrc1, FRsrc2
c.lt.d FRsrc1, FRsrc2
```

```
c.lt.d FRsrc1, FRsrc2
c.lt.s FRsrc1, FRsrc2
```

Compare Equal Double Compare Equal Single

Compare Less Than Equal Double Compare Less Than Equal Single

Compare Less Than Double Compare Less Than Single

Floating Point: Conversions

Convert between (i) single, (ii) double precision floating point number or (iii) integer in FRsrc to FRdest.

```
cvt.d.s FRdest, FRsrc
cvt.d.w FRdest, FRsrc
cvt.s.d FRdest, FRsrc
cvt.s.w FRdest, FRsrc
cvt.w.d FRdest, FRsrc
```

cvt.w.s FRdest, FRsrc

Convert Single to Double Convert Integer to Double Convert Double to Single

Convert Double to Single Convert Integer to Single

Convert Double to Integer Convert Single to Integer

Floating Point: Moves

mov.d FRdest, FRsrc

Move Floating Point Double

Move Floating Point Single

Move Floating Point Single

Move Floating Float double (single) from FRsrc to FRdest

Move the floating float double (single) from FRsrc to FRdest.

s.d FRdest, address

Store Floating Point Double †

S.s FRdest, address

Store Floating Point Single †

Store the floating float double (single) in FRdest at address.

The EPITA Tiger Compiler

- 1 Microprocessors
- 2 A Typical risc: mips
- 3 The EPITA Tiger Compiler
- 4 Instruction Selection

- mips is a nice assembly language
- mips is more modern
- mips is meaningful:

- spim is a portable mips emulator
- spim has a cool modern gui, xspim!

- mips is a nice assembly language
- mips is more modern
- mips is meaningful:

- spim is a portable mips emulator
- spim has a cool modern gui, xspim!

- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
 - Million Instructions Per Second (10 mips, 1 mip)
 - Meaningless Indication of Processor Speed
 - Meaningless Information Provided by Salesmen
 - Meaningless Information per Second
 - Microprocessor without Interlocked Piped Stages
- spim is a portable mips emulator
- spim has a cool modern gui, xspim!

- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
 - Million Instructions Per Second (10 mips, 1 mip)
 - Meaningless Indication of Processor Speed
 - Meaningless Information Provided by Salesmen
 - Meaningless Information per Second
 - Microprocessor without Interlocked Piped Stages
- spim is a portable mips emulator
- spim has a cool modern gui, xspim!

- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
 - Million Instructions Per Second (10 mips, 1 mip)
 - Meaningless Indication of Processor Speed
 - Meaningless Information Provided by Salesmen
 - Meaningless Information per Second
 - Microprocessor without Interlocked Piped Stages
- spim is a portable mips emulator
- spim has a cool modern gui, xspim!

- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
 - Million Instructions Per Second (10 mips, 1 mip)
 - Meaningless Indication of Processor Speed
 - Meaningless Information Provided by Salesmen
 - Meaningless Information per Second
 - Microprocessor without Interlocked Piped Stages
- spim is a portable mips emulator
- spim has a cool modern gui, xspim!

- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
 - Million Instructions Per Second (10 mips, 1 mip)
 - Meaningless Indication of Processor Speed
 - Meaningless Information Provided by Salesmen
 - Meaningless Information per Second
 - Microprocessor without Interlocked Piped Stages
- spim is a portable mips emulator
- spim has a cool modern gui, xspim!

- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
 - Million Instructions Per Second (10 mips, 1 mip)
 - Meaningless Indication of Processor Speed
 - Meaningless Information Provided by Salesmen
 - Meaningless Information per Second
 - Microprocessor without Interlocked Piped Stages
- spim is a portable mips emulator
- spim has a cool modern gui, xspim!

- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
 - Million Instructions Per Second (10 mips, 1 mip)
 - Meaningless Indication of Processor Speed
 - Meaningless Information Provided by Salesmen
 - Meaningless Information per Second
 - Microprocessor without Interlocked Piped Stages
- spim is a portable mips emulator
- spim has a cool modern gui, xspim!

- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
 - Million Instructions Per Second (10 mips, 1 mip)
 - Meaningless Indication of Processor Speed
 - Meaningless Information Provided by Salesmen
 - Meaningless Information per Second
 - Microprocessor without Interlocked Piped Stages
- spim is a portable mips emulator
- spim has a cool modern gui, xspim!

Cause = 0000000 BadVaddr = 00000000 Status= 00000000 HI General Registers = 00000000 R16 R16 (s0) = 0000000 R17 (s1) = 0000000 Register Display (gp R13 (gp) Double Floating Point Registers 0.00000 Single Floating Point Registers quit load clear step set value Control **Buttons** help mode **Text Segments** [0x00400000] 0x8fa40000 lw R4, 0(R29) [] [0x00400004] 0x27a50004 addiu R5, R29, 4 [] User and [0x00400008] 0x24a60004 addiu R6, R5, 4 [] Kernel [0x0040000c] 0x00041090 sll R2, R4, 2 [0x00400010] 0x00c23021 addu R6, R6, R2 Text 0x004000141 0x0c000000 ial 0x00000000 [1 Segments [0x00400018] 0x3402000a ori RO, RO, 10 [] 0x0040001cl 0x0000000c svscall **Data Segments** [0x100000001...[0x100100001 0x00000000 0x74706563 0x636f2000 0x6920646e Data and 0x7265746e Stack 0x100100401 Segments 0x100100601 SPIM Version 3.2 of January 14, 1990 SPIM Messages

A Sample: fact

```
/* Define a recursive function. */
let
   /* Calculate n! */
   function fact (n : int) : int =
      if n = 0
        then 1
        else n * fact (n - 1)
in
   print_int (fact (10));
   print ("\n")
end
```

```
# Routine: fact
                                        .data
10:
               $fp, -8 ($sp)
       SW
                                        14:
       move
               $fp, $sp
                                                .word 1
               $sp, $sp, 16
       sub
                                                .asciiz "\n"
               $ra, -12 ($fp)
       SW
                                        .text
               $a0, ($fp)
       SW
               $a1, -4 ($fp)
                                        # Routine: Main
       SW
               $t0, -4 ($fp)
15:
       lw
                                                         $fp, ($sp)
                                        t_main: sw
               $t0. 0. 11
       beq
                                                         $fp, $sp
                                                move
12:
       lw
               $a0, ($fp)
                                                sub
                                                         $sp, $sp, 8
       lw
               $t0, -4 ($fp)
                                                         $ra, -4 ($fp)
                                                SW
               $a1, $t0, 1
       sub
                                        17:
                                                         $a0, $fp
                                                move
       jal
               10
                                                li
                                                         $a1, 10
       lw
               $t0, -4 ($fp)
               $t0, $t0, $v0
       mul
                                                jal
                                                         10
13:
       move
              $v0, $t0
                                                         $a0, $v0
                                                move
       j
               16
                                                jal
                                                         print_int
11:
       li
               $t0, 1
                                                la
                                                         $a0, 14
       j
               13
                                                jal
                                                         print
16:
       lw
               $ra, -12 ($fp)
                                       18:
                                                lw
                                                         $ra, -4 ($fp)
               $sp, $fp
       move
       lw
               $fp, -8 ($fp)
                                                move
                                                         $sp, $fp
       jr
               $ra
                                                         $fp, ($fp)
                                                lw
                                                         $ra
                                                jr
```

Nolimips (formerly Mipsy)


- Another mips emulator
- Interactive loop
- Unlimited number of \$x42 registers!

# Routine: fact 10: sw \$a0, (\$fp)			# Routine: fact			
10.	SW	\$a1, -4 (\$fp)	10:	sw	\$fn	-8 (\$sp)
	move	\$x11, \$s0	10.			•
	move	\$x12, \$s1		move	\$fp,	\$sp
	move	\$x13, \$s2		sub	\$sp.	\$sp, 16
	move	\$x14, \$s3			•	• '
	move	\$x15, \$s4		SW		-12 (\$fp)
	move	\$x16, \$s5		SW	\$a0,	(\$fp)
	move	\$x17, \$s6 \$x18, \$s7		sw	¢-1	-4 (\$fp)
15:	move lw	\$x5, -4 (\$fp)			•	-
10.	beq	\$x5, 0, 11	15:	lw	\$t0,	-4 (\$fp)
12:	lw	\$x6, (\$fp)		beq	\$t0,	0, 11
	move	\$a0, \$x6	12:	lw	\$a0	(\$fp)
	lw	\$x8, -4 (\$fp)	12.			•
	sub	\$x7, \$x8, 1		lw	\$t0,	-4 (\$fp)
	move jal	\$a1, \$x7		sub	\$a1.	\$t0, 1
	move	\$x3, \$v0				+ · · · , -
	lw	\$x10, -4 (\$fp)		jal	10	
	mul	\$x9, \$x10, \$x3		lw	\$t0,	-4 (\$fp)
	move	\$x0, \$x9		mul	¢+Ω	\$t0, \$v0
13:	move	\$v0, \$x0		muı	-	•
	j	16	13:	move	\$v0,	\$t0
11:	li	\$x0, 1		j	16	
16:	j	13 \$s0, \$x11	74.	_		
10.	move	\$s1, \$x12	11:	li	\$t0,	1
	move	\$s2, \$x13		j	13	
	move	\$s3, \$x14	16:	lw	¢~~	-12 (\$fp)
	move	\$s4, \$x15	10.	TW	-	-
	move	\$s5, \$x16		move	\$sp,	\$fp
	move	\$s6, \$x17		lw	\$fp	-8 (\$fp)
	move	\$s7, \$x18				Ο (ΨΙΡ)
				jr	\$ra	

Instruction Selection


- 1 Microprocessors
- 2 A Typical risc: mips
- 3 The EPITA Tiger Compiler
- 4 Instruction Selection

How would you translate a[i] := x where x is frame resident, and i is not? [Appel, 1998]



Simple Instruction: Translation 1

```
load t17 <- M[fp + a]
addi t18 <- r0 + 4
mul t19 <- ti * t18
add t20 <- t17 + t19
load t21 <- M[fp + x]
store M[t20 + 0] <- t21
```



Tree Patterns

- Translation from Tree to Assembly corresponds to parsing a tree.
- Looking for a covering of the tree, using tiles
- The set of tiles corresponds to the instruction set.









Tree Patterns

- Translation from Tree to Assembly corresponds to parsing a tree.
- Looking for a covering of the tree, using tiles.
- The set of tiles corresponds to the instruction set









Tree Patterns

- Translation from Tree to Assembly corresponds to parsing a tree.
- Looking for a covering of the tree, using tiles.
- The set of tiles corresponds to the instruction set.











Tiles

Missing nodes are plugs for *temporaries*: tiles read from temps, and create temps.




Some architectures rely on a special register to produce 0.

Tiles: Loading load $r_i \leftarrow M[r_j + c]$




Tiles: Storing store $M[r_j + c] \leftarrow r_i$




Simple Instruction: Translation 2

```
load t17 <- M[fp + a]
addi t18 <- r0 + 4
mul t19 <- ti * t18
add t20 <- t17 + t19
addi t21 <- fp + x
movem M[t20] <- M[t21]
```



Simple Instruction: Translation 3



- There is always a solution (provided the instruction set is reasonable)
- there can be several solutions
- given a cost function, some are better than others

- cpus are really layers of units that work in parallel
- Costs are therefore interrelated.

- There is always a solution (provided the instruction set is reasonable)
- there can be several solutions
- given a cost function, some are better than others

- Nowadays this approach is too naive:
 - cpus are really layers of units that work in parallel
 - Costs are therefore interrelated.

- There is always a solution (provided the instruction set is reasonable)
- there can be several solutions
- given a cost function, some are better than others:
 - some are locally better, *optimal coverings*
 - (no fusion can reduce the cost),
 - some are globally better, optimum coverings.

- cpus are really layers of units that work in parallel
- Costs are therefore interrelated.

- There is always a solution (provided the instruction set is reasonable)
- there can be several solutions
- given a cost function, some are better than others:
 - some are locally better, *optimal coverings* (no fusion can reduce the cost),
 - some are globally better, optimum coverings

- cpus are really layers of units that work in parallel.
- Costs are therefore interrelated.

- There is always a solution (provided the instruction set is reasonable)
- there can be several solutions
- given a cost function, some are better than others:
 - some are locally better, *optimal coverings* (no fusion can reduce the cost),
 - some are globally better, optimum coverings.

- cpus are really layers of units that work in parallel.
- Costs are therefore interrelated.

- There is always a solution (provided the instruction set is reasonable)
- there can be several solutions
- given a cost function, some are better than others:
 - some are locally better, *optimal coverings* (no fusion can reduce the cost),
 - some are globally better, optimum coverings.

- cpus are really layers of units that work in parallel.
- Costs are therefore interrelated.

Algorithms for Instruction Selection

Maximal Munch Find an optimal tiling.

- Top-down strategy.
- Cover the current node with the largest tile.
- Repeat on subtrees.
- Generate instructions in reverse-order after tile placement.

Dynamic Programming Find an optimum tiling

- Bottom-up strategy.
- Assign cost to each node.
- Cost = cost of selected tile + cost of subtrees.
- Select a tile with minimal cost and recurse upward
- Implemented by code generator generators (Twig, Burg, iBurg, MonoBURG, . . .).

Algorithms for Instruction Selection

Maximal Munch Find an optimal tiling.

- Top-down strategy.
- Cover the current node with the largest tile.
- Repeat on subtrees.
- Generate instructions in reverse-order after tile placement.

Dynamic Programming Find an optimum tiling.

- Bottom-up strategy.
- Assign cost to each node.
- Cost = cost of selected tile + cost of subtrees.
- Select a tile with minimal cost and recurse upward.
- Implemented by code generator generators (Twig, Burg, iBurg, MonoBURG, ...).

Tree Matching

- The basic operation is the pattern matching.
- Not all the languages stand equal before pattern matching...

Tree Matching

- The basic operation is the pattern matching.
- Not all the languages stand equal before pattern matching. . .

... in Stratego

```
Select-swri :
  MOVE(MEM(BINOP(PLUS, e1, CONST(n))), e2) \rightarrow
  SEQ(MOVE(r2, e2), SEQ(MOVE(r1, e1), sw-ri(r2, r1, n)))
  where \langle \text{new-atemp} \rangle e1 \Rightarrow r1; \langle \text{new-atemp} \rangle e2 \Rightarrow r2
Select-swr:
  MOVE(MEM(e1), e2) \rightarrow SEQ(MOVE(r2, e2), SEQ(MOVE(r1, e1), sw-r(r2, r1)))
  where \langle \text{new-atemp} \rangle e1 \Rightarrow r1; \langle \text{new-atemp} \rangle e2 \Rightarrow r2
Select-nop :
  MOVE(TEMP(r), TEMP(r)) \rightarrow NUL
Select-nop :
  MOVE(REG(r), REG(r)) \rightarrow NUL
Select-mover :
  MOVE(TEMP(r), TEMP(t)) \rightarrow move(TEMP(r), TEMP(t)) where move(eq) > (r, t)
Select-mover :
  MOVE(TEMP(r), REG(t)) \rightarrow move(TEMP(r), REG(t))
                                                                  where <not(eq)> (r, t)
Select-mover :
  MOVE(REG(r), TEMP(t)) \rightarrow move(REG(r), TEMP(t))
                                                                  where <not(eq)> (r, t)
Select-mover :
  MOVE(REG(r), REG(t)) \rightarrow move(REG(r), REG(t))
                                                                  where <not(eq)> (r, t)
```

... in Haskell: Ir.hs [Anisko, 2003]

```
module Ir (Stm (Move, Sxp, Jump, CJump, Seq, Label,
                LabelEnd, Literal),
           ...)
where
data Stm a =
    Move { ma :: a, lval :: Exp a, rval :: Exp a }
  | Sxp a (Exp a)
  | Jump a (Exp a)
  | CJump { cja :: a,
            rop :: Relop, cleft :: Exp a, cright :: Exp a,
            iftrue :: Exp a, iffalse :: Exp a }
  | Seq a [Stm a]
  | Label { la :: a,
            name :: String, size :: Int }
  | LabelEnd a
  | Literal { lita :: a,
              litname :: String, litcontent :: [Int] }
```

ト 4月ト 4 手 ト 4 手 ト ラ りなべ

... in Haskell Eval.hs [Anisko, 2003]

```
module Eval (evalStm, ...)
where
import Ir
import Monad (Mnd, rfetch, rstore, rpush, rpop, ...)
import Result (Res (IntRes, UnitRes))
import Profile (profileExp, profileStm)
evalStm :: Stm Loc -> Mnd ()
evalStm stm@(Move loc (Temp _ t) e) =
    do (IntRes r) <- evalExp e</pre>
      verbose loc ["move", "(", "temp", t, ")", show r]
      profileStm stm
      rstore t r
evalStm stm@(Move loc (Mem _ e) f) =
    do (IntRes r) <- evalExp e</pre>
       (IntRes s) <- evalExp f
      verbose loc ["move", "(", "mem", show r, ")", show s]
      profileStm stm
      mstore r s
```

... in Haskell Low.hs [Anisko, 2003]

```
module Low (lowExp, lowStms)
where import ...
lowStms :: Int -> [Stm Ann] -> Mnd Bool
lowStms [] = return True
lowStms level
        ((CJump _ _ e f _ (Name _ s)) : (Label _ s' _) : stms)
        | s == s' =
    do a <- lowExp (level + 1) e</pre>
       b <- lowExp (level + 1) f
       c <- lowStms level stms
       return $ a && b && c
lowStms level (CJump l _ e f _ _ : stms) =
    do awarn l ["invalid cjump"]
       lowExp (level + 1) e
       lowExp (level + 1) f
       lowStms level stms
      return False
```

... in Haskell High.hs [Anisko, 2003]

```
module High (highExp, highStms)
where import ...
highStms :: Int -> [Stm Ann] -> Mnd Bool
highStms level ss =
    do a <- sequence $ map (highStm level) ss</pre>
      return (and a)
highStm :: Int -> Stm Ann -> Mnd Bool
highStm level (Move 1 dest src) =
    do a <- highExp (level + 1) dest
       a' <- case dest of
              Temp _ _ -> return True
              Mem _ _ -> return True
                       -> do awarn (annExp dest)
                                   ["invalid move destination:",
                                    show dest1
                             return False
       b <- highExp (level + 1) src
      return $ a && a' && b
```

... in C++

```
52 lines matching "switch\\|case\\|default\\|//" in buffer codegen.cc.
28:switch (stm.kind_get ())
 30:
      case Tree::move_kind :
36:
          switch (dst->kind_get ())
38:
            case Tree::mem kind: // dst
41:
                // MOVE (MEM (...), ...)
 42:
                switch (src.kind_get ())
44:
                    // MOVE (MEM (...), MEM (...))
45:
                  case Tree::mem_kind : // src
55:
                  default : // src
57:
                       // MOVE (MEM (...) , e1)
59:
                       switch (addr->kind_get ())
61:
                         case Tree::binop_kind : // addr
                             // MOVE (MEM (BINOP (..., ..., ...)) , e1)
63:
69:
                             switch (binop.oper_get ())
71:
                               case Binop::minus:
73:
                               case Binop::plus:
74:
                                 // MOVE (MEM (BINOP (+/-, e1, CONST (i))),
77:
                                 // MOVE (MEM (BINOP (+/-, CONST (i), e1)) ,
87:
                               default:
88:
                                 // MOVE (MEM (BINOP ( . . . . . . . . . . . . ) , ~e1)
```

... in C++

```
case Node::move kind :
 DOWN_CAST (Move, move, stm);
 const Exp* dst = move.dst_get (); const Exp* src = move.src_get ();
 switch (dst->kind_get ()) {
    case Node::mem_kind : { // dst
      DOWN CAST (Mem. mem. *dst):
     // MOVE (MEM (...), ...)
     switch (src.kind_get ()) {
       // MOVE (MEM (...), MEM (...))
     case Node::mem kind: // src
     default : { // src
       // MOVE (MEM (...) , e1)
        const Exp* addr = dst.exp_get ();
        switch (addr->kind_get ()) {
        case Node::binop_kind : { // addr
          // MOVE (MEM (BINOP (..., ..., ...)) , e1)
          DOWN_CAST (Binop, binop, *addr);
          const Exp* binop_left = binop.left_get ();
          const Exp* binop_right = binop.right_get ();
          short sign = 1;
          switch (binop.oper get ()) {
          case Binop::minus: sign = -1;
          case Binop::plus:
           // MOVE (MEM (BINOP (+/-, e1, CONST (i))), e2)
           if (binop_right->kind_get () == Node::const_kind)
              std::swap (binop_left, binop_right);
           // MOVE (MEM (BINOP (+/-, CONST (i), e1)) , e2)
           if (binop left->kind get () == Node::const kind) {
              DOWN_CAST (Const, const_left, *binop_left);
              emit (_assembly->store_build (munchExp (src),
                                            munchExp (* binop_right), ← □ → ← □ → ← 壹 → ← 壹 →
```

... in C++

Break down long switches into smaller functions.

Twig, Burg, iBurg [Fraser et al., 1992]

Twig, Burg, iBurg [Fraser et al., 1992]

```
/* ... */
%%
stmt: ASGNI(disp,reg) = 4 (1);
stmt:
      reg = 5;
     ADDI(reg,rc) = 6 (1);
reg:
       CVCI(INDIRC(disp)) = 7 (1);
reg:
       IOI = 8:
reg:
       disp = 9 (1);
reg:
     ADDI(reg, con) = 10;
disp:
      ADDRLP = 11;
disp:
rc: con = 12;
rc: reg = 13;
con: CNSTI = 14;
con: IOI = 15;
%%
/* ... */
```

MonoBURG

```
binop: Binop(lhs : exp, rhs : Const)
  auto binop = tree.cast<Binop>();
  auto cst = rhs.cast<Const>();
  EMIT(IA32_ASSEMBLY
       .binop_build(binop->oper_get(), lhs->asm_get(),
                    cst->value_get(), tree->asm_get()));
binop: Binop(lhs : exp, rhs : exp)
  auto binop = tree.cast<Binop>();
  EMIT(IA32 ASSEMBLY
       .binop_build(binop->oper_get(), lhs->asm_get(),
                    rhs->asm_get(), tree->asm_get()));
```

Bibliography I

Anisko, R. (2003).

Havm.

http://tiger.lrde.epita.fr/Havm.

Appel, A. W. (1998).

Modern Compiler Implementation in C, Java, ML.

Cambridge University Press.

- Fraser, C. W., Hanson, D. R., and Proebsting, T. A. (1992).
 Engineering a simple, efficient code-generator generator.

 ACM Letters on Programming Languages and Systems, 1(3):213–226.
- Larus, J. R. (1990).

SPIM S20: A MIPS R2000 simulator.

Technical Report TR966, Computer Sciences Department, University of Wisconsin–Madison.