

# Compiler Construction

~ Dependencies and RISC pipelines ~

# Why and When reordering?

## Goal

Reorder the instructions within each basic block

- preserves the dependencies between those instructions (and hence the correctness of the program)
- obtains the best performances

# A word on Dependencies 1/4

Two instructions are **independent** if they can be permuted without altering the consistency

## A word on Dependencies 2/4

- The 3 following instructions are independent

$inst_1 : a \leftarrow 42$

$inst_2 : b \leftarrow 51$

$inst_3 : c \leftarrow 0$

- $inst_1$ ,  $inst_2$  and  $inst_3$  can then be reordered

$inst_1 : a \leftarrow 42$		$inst_1 : a \leftarrow 42$		$inst_3 : c \leftarrow 0$
$inst_2 : b \leftarrow 51$		$inst_3 : c \leftarrow 0$		$inst_1 : a \leftarrow 42$
$inst_3 : c \leftarrow 0$		$inst_2 : b \leftarrow 51$		$inst_2 : b \leftarrow 51$

$inst_1 : c \leftarrow 0$		$inst_1 : b \leftarrow 51$		$inst_3 : b \leftarrow 51$
$inst_2 : b \leftarrow 51$		$inst_3 : c \leftarrow 0$		$inst_1 : a \leftarrow 42$
$inst_3 : a \leftarrow 42$		$inst_2 : a \leftarrow 42$		$inst_2 : c \leftarrow 0$

## A word on Dependencies 3/4

Two instructions are **dependant** if the first one needs to be executed before the second one.

# A word on Dependencies 4/4

- The 3 following instructions are dependent, i.e. **no reordering is possible!**

inst<sub>1</sub> : a ← 42

inst<sub>2</sub> : b ← a + 51

inst<sub>3</sub> : c ← b × 12

- Two kind of dependencies:
  - ▶ **Data dependencies:** the instruction manipulates a "variable" computed by another instruction.
  - ▶ **Instruction dependencies:** the instruction is a "cjump", the next instruction depends of the "cjump".

# Read after Write (RAW)

An instruction reads from a location after an earlier instruction has written to it.

```
inst1 : lw    $2, 0($4)
inst2 : addi $6, $2, 42
```

inst<sub>1</sub> and inst<sub>2</sub> cannot be permuted, otherwise inst<sub>2</sub> would read an old value from \$2.

# Write after Read (WAR)

An instruction writes to a location after an earlier instruction has read from it.

$inst_1$  : lw \$2, 0(\$4)

$inst_2$  : addi \$4, \$12, 42

$inst_1$  and  $inst_2$  cannot be permuted, otherwise  $inst_1$  would read a new value for \$4

# Write after Write (WAW)

An instruction writes to a location after an earlier instruction has written to it.

$inst_1$  : add \$1, \$2, \$3


$inst_2$  : add \$1, \$5, \$6

$inst_1$  and  $inst_2$  cannot be permuted, otherwise  $inst_1$  would write an old value in \$1

# Instructions Pipeline

The microprocessor (MIPS) contains 5 stages:

- **IF**: Instruction Fetch
- **ID**: Instruction Decode. Read operands from registers, compute the address of the next instruction
- **EX**: Execute instructions requiring the ALU
- **ME**: Read/write into Memory
- **WB**: Write Back. Results are written into registers.



# Hazard: RAW dependencies 1/2


Some instruction requires a result computed by a previous one!

	cycle <sub>1</sub>	cycle <sub>2</sub>	cycle <sub>3</sub>	cycle <sub>4</sub>	cycle <sub>5</sub>	cycle <sub>6</sub>	cycle <sub>7</sub>
lw \$2, 0(\$4)	IF	ID	EX	ME	WB		
addi \$5, \$2, 10		IF	ID		EX	ME	WB


- lw produces its result into \$2 during the ME stage
- ADDI requires \$2 for the EX stage
- In this example, 1 stall (cycle 4)

# Hazard: RAW dependencies 2/2

Consider now the following example:




Instruction 3 is independent from the others so we can change the order!



# Hazard: WAW dependencies

Two instructions write in the same register!

Consider the following example:




WAW do not produce stalls !  
(even when writing in the same memory address)

# Hazard: WAR dependencies

One instruction writes where a previous one reads!

Consider the following example:



WAR do not produce stalls !

# Summary

RAW, RAR,  
WAR, WAW

Data Hazard

RISC pipeline