## Instruction Selection

Akim Demaille Étienne Renault Roland Levillain first．last＠lrde．epita．fr

EPITA－École Pour l＇Informatique et les Techniques Avancées
April 23， 2018

## Instruction Selection

(1) Microprocessors
(2) A Typical risc: mips
(3) The EPITA Tiger Compiler

4 Instruction Selection
(5) Instruction Selection

## Microprocessors

(1) Microprocessors
(2) A Typical risc: mips
(3) The EPITA Tiger Compiler
4) Instruction Selection
(5) Instruction Selection

Instruction set architecture is the structure of a computer that a machine language programmer (or a compiler) must understand to write a correct (timing independent) program for that machine

IBM introducing 360 (1964)

The Instruction Set Architecture (ISA) is the part of the processor that is visible to the programmer or compiler writer.

## What is an instruction set?

An instruction set specifies a processor functionality:

- what operations are supported
- what storage mechanisms are used
- how to access storage
- how to communicate program to processor


## Technical aspect of instruction set

(1) format: length, encoding
(2) operations: data type (floating or fixed point), number and kind of operands
(3) storage:

- internal: accumulator, stack, register
- memory: address size, addressing modes
(4) control: branch condition, support for procedures, predication


## What makes a good instruction set?

An instruction set specifies a processor functionnality:

- implementability: support for a (high performances) range of implementation
- programmability: easy to express program (by Humans before 80 's, mostly by compiler nowadays)
- backward/forward compatibility: implementability \& programmability across generation


## cisc - Complex Instruction Set Chip

- large number of instructions (100-250)
- 6, 8, 16 registers, some for pointers, others for integer computation
- arithmetic in memory can be processed
- two address code
- many possible effects (e.g., self-incrementation)


## cisc - Pros \& Cons

Pros:

- Simplified compiler: translation from IR is straightforward
- Smaller assembly code than risc assembly code
- Fewer instructions will be fetched
- Special purpose register available: stack pointer, interrupt handling ... Cons:
- Variable length instruction format
- Many instruction require many clock for execution
- Limiter number of general purpose register
- (often) new version of cisc include the subset of instructions of the previous version


## Motivations for something else!

Though the CISC programs could be small in length, but number of bits of memory occupies may not be less

The complex instructions do not simplify the compilers: many clock cycles can be wasted to find the appropriate instruction.
risc architectures were designed with the goal of executing one instruction per clock cycle.

## risc - Reduced Instruction Set Chip

- 32 generic purpose registers
- arithmetic only available on registers
- 3 address code
- load and store relative to a register (M[r + const])
- only one effect or result per instruction


## risc - Pipeline $1 / 3$

Pipelining is the overlapping the execution of several instructions in a pipeline fashion.

A pipeline is (typically) decomposed into five stages:
(1) Instruction Fetch (IF)
(2) Instruction Decode (ID)
(3) Execute (EX)
(3) Memory Access (MA)
(5) Write Back (WB)

## risc - Pipeline 2/3

inst1: IF ID EX MA WB inst2: IF ID EX MA WB inst3: IF ID EX MA WB
inst4:
inst5:
IF ID EX MA WB
IF ID EX MA WB

The slowest stage determines the speed of the whole pipeline!

## Ex introduces latency

- Register-Register Operation: 1 cycle
- Memory Reference: 2 cycles
- Multi-cycle Instructions (floating point): many cycles


## risc - Pipeline $3 / 3$

Data hazard: When an instruction depends on the results of a previous instruction still in the pipeline.

- inst1 write in \$s1 during WB
- inst1 read in \$s1 during ID

```
inst1: IF ID EX MA WB
inst2: IF ID EX MA WB
```

inst2 must be split, causing delays...
other dependencies can appears

## risc - Pros \& Cons

Pros:

- Fixed length instructions: decoding is easier
- Simpler hardware: higher clock rate
- Efficient Instruction pipeline
- Large number of general purpose register
- Overlapped register windows to speed up procedure call and return
- One instruction per cycle

Cons:

- Minimal number of addressing modes: only Load and Store
- Relatively few instructions


## Nowadays

- the classification pure-risc or pure-cisc is becoming more and more inappropriate and may be irrelevant
- modern processors use a calculated combination elements of both design styles
- decisive factor is based on a tradeoff between the required improvement in performance and the expected added cost
- Some processors that are classified as CISC while employing a number of RISC features, such as pipelining

ARM provides the advantage of using a CISC (in terms of functionality) and the advantage of an RISC (in terms of reduced code lengths).

## Lessons to be learned

## Implementability

Driven by technology: microcode, VLSI, FPGA, pipelining, superscalar, SIMD, SSE

## Programmability

Driven by compiler technology

## Sum-up

- Many non technical issues influence ISA's
- Best solutions don't always win (Intel X86)


## Intel X86 (IA32)

- Introduced in 1978
- $8 \times 32$ bits "general" register
- variable length instructions ( $1-15$ byte)
- long life to the king! 15 generations from Intel 8086 to Intel Kabylake


## Intel's trick?

Decoder translates cisc into risc micro-operations

## A Typical risc: mips

(1) Microprocessors
(2) A Typical risc: mips

- Integer Arithmetics
- Logical Operations
- Control Flow
- Loads and Stores
- Floating Point Operations
(3) The EPITA Tiger Compiler

4 Instruction Selection
(5) Instruction Selection

## mips Registers and Use Convention [Larus, 1990]

| Name | Number | Usage |
| :--- | ---: | :--- |
| zero | 0 | Constant 0 |
| at | 1 | Reserved for assembler |
| v0-v1 | $2-3$ | Expression evaluation and results of a function |
| a0-a3 | $4-7$ | Function argument $1-4$ |
| t0-t7 | $8-15$ | Temporary (not preserved across call) |
| s0-s7 | $16-23$ | Saved temporary (preserved across call) |
| t8-t9 | $24-25$ | Temporary (not preserved across call) |
| k0-k1 | $26-27$ | Reserved for OS kernel |
| gp | 28 | Pointer to global area |
| sp | 29 | Stack pointer |
| fp | 30 | Frame pointer |
| ra | 31 | Return address (used by function call) |

## Typical risc Instructions

The following slides are based on [Larus, 1990].

- The assembler translates pseudo-instructions (marked with $\dagger$ below).
- In all instructions below, Src2 can be
- a register
- an immediate value (a 16 bit integer).
- The immediate forms are included for reference.
- The assembler translates the general form (e.g., add) into the immediate form (e.g., addi) if the second argument is constant.


## Integer Arithmetics

(1) Microprocessors
(2) A Typical risc: mips

- Integer Arithmetics
- Logical Operations
- Control Flow
- Loads and Stores
- Floating Point Operations
(3) The EPITA Tiger Compiler

4) Instruction Selection
(5) Instruction Selection

## Arithmetic: Addition/Subtraction

| add Rdest, Rsrc1, Src2 addi Rdest, Rsrc1, Imm | Addition (with overflow) |
| :---: | :---: |
|  | Addition Immediate (with overflow) |
| ddu Rdest, Rsrc1, Src2 | Addition (without overflow) |
| addiu Rdest, Rsrc1, Imm | Addition Immediate (without overflow) |
| Put the sum of the integers from Rsrc1 and Src2 (or Imm) into Rdest. |  |
| t, Rsrc1, Src2 | Subtract (with overflow) |
|  | and Src2 into Rdest. |

## Arithmetic: Division

If an operand is negative, the remainder is unspecified by the mips architecture and depends on the conventions of the machine on which spim is run.
div Rsrc1, Rsrc2
divu Rsrc1, Rsrc2
Divide (signed) Divide (unsigned)
Divide the contents of the two registers. Leave the quotient in register lo and the remainder in register hi.

div Rdest, Rsrc1, Src2 | Divide (signed, with overflow) |
| :---: |${ }^{\dagger}$

divu Rdest, Rsrc1, Src2
Divide (unsigned, without overflow)

Put the quotient of the integers from Rsrc1 and $\operatorname{Src} 2$ into Rdest.
rem Rdest, Rsrc1, Src2
remu Rdest, Rsrc1, Src2
Likewise for the the remainder of the division.

## Arithmetic: Multiplication

mul Rdest, Rsrc1, $\operatorname{Src2}$| Multiply (without overflow) |
| :--- |
| Multiply (with overflow) |${ }^{\dagger}$

mulo Rdest, Rsrc1, $\operatorname{Src2}$
mulou Rdest, Rsrc1, $\operatorname{Src} 2$
Put the product of the integers from Rsrc1 and Src2 into Rdest.
mult Rsrc1, Rsrc2
multu Rsrc1, Rsrc2
Multiply the contents of the two registers. Leave the low-order word of the
product in register lo and the high-word in register hi.

## Arithmetic Instructions

abs Rdest, Rsrc<br>Absolute Value ${ }^{\dagger}$<br>Put the absolute value of the integer from Rsrc in Rdest.<br>neg Rdest, Rsrc<br>Negate Value (with overflow) ${ }^{\dagger}$<br>negu Rdest, Rsrc Negate Value (without overflow) ${ }^{\dagger}$<br>Put the negative of the integer from Rsrc into Rdest.

## Logical Operations

(1) Microprocessors
(2) A Typical risc: mips

- Integer Arithmetics
- Logical Operations
- Control Flow
- Loads and Stores
- Floating Point Operations
(3) The EPITA Tiger Compiler

4) Instruction Selection
(5) Instruction Selection

## Logical Instructions

and Rdest, Rsrc1, Src2
Put the bitwise logical negation of the integer from Rsrc into Rdest.

## Logical Instructions

nor Rdest, Rsrc1, Src2 ..... NORPut the logical NOR of the integers from Rsrc1 and Src2 into Rdest.
or Rdest, Rsrc1, Src2OR
ori Rdest, Rsrc1, Imm OR ImmediatePut the logical OR of the integers from Rsrc1 and Src2 (or Imm) into Rdest.
xor Rdest, Rsrc1, Src2
xori Rdest, Rsrc1, Imm XOR ImmediatePut the logical XOR of the integers from Rsrc1 and Src2 (or Imm) into Rdest.

## Logical Instructions

rol Rdest, Rsrc1, Src2
ror Rdest, Rsrc1, Src2
Rotate Left ${ }^{\dagger}$
Rotate Right the contents of Rsrc1 left (right) by the distance indicated by Src2 and
put the result in Rdest.
sll Rdest, Rsrc1, Src2
sllv Rdest, Rsrc1, Rsrc2
sra Rdest, Rsrc1, Src2
srav Rdest, Rsrc1, Rsrc2
srl Rdest, Rsrc1, Src2
srlv Rdest, Rsrc1, Rsrc2

Shift Left Logical Shift Left Logical Variable Shift Right Arithmetic Shift Right Arithmetic Variable Shift Right Logical Shift Right Logical Variable Shift the contents of Rsrc1 left (right) by the distance indicated by Src 2 (Rsrc2) and put the result in Rdest.

## Control Flow

(1) Microprocessors
(2) A Typical risc: mips

- Integer Arithmetics
- Logical Operations
- Control Flow
- Loads and Stores
- Floating Point Operations
(3) The EPITA Tiger Compiler

4 Instruction Selection
(5) Instruction Selection

## Comparison Instructions

seq Rdest, Rsrc1, Src2<br>Set Equal ${ }^{\dagger}$<br>Set Rdest to 1 if Rsrc1 equals $\operatorname{Src} 2$, otherwise to 0 .<br>sne Rdest, Rsrc1, Src2<br>Set Not Equal ${ }^{\dagger}$<br>Set Rdest to 1 if Rsrc1 is not equal to $\operatorname{Src} 2$, otherwise to 0 .

## Comparison Instructions

sge Rdest, Rsrc1, Src2
sgeu Rdest, Rsrc1, Src2
Set Rdest to 1 if Rsrc1 $\geq \operatorname{Src} 2$, otherwise to 0 .
sgt Rdest, Rsrc1, Src2
sgtu Rdest, Rsrc1, Src2
Set Rdest to 1 if Rsrc1 $>\operatorname{Src} 2$, otherwise to 0 .
sle Rdest, Rsrc1, Src2
sleu Rdest, Rsrc1, Src2
Set Rdest to 1 if Rsrc1 $\leq \operatorname{Src} 2$, otherwise to 0 .
slt Rdest, Rsrc1, Src2
slti Rdest, Rsrc1, Imm
sltu Rdest, Rsrc1, Src2
sltiu Rdest, Rsrc1, Imm
Set Rdest to 1 if Rsrc1 < Src2 (or Imm), otherwise to 0 .

Set Greater Than Equal ${ }^{\dagger}$ Set Greater Than Equal Unsigned ${ }^{\dagger}$

Set Greater Than ${ }^{\dagger}$ Set Greater Than Unsigned ${ }^{\dagger}$

Set Less Than Equal ${ }^{\dagger}$
Set Less Than Equal Unsigned ${ }^{\dagger}$

Set Less Than
Set Less Than Immediate Set Less Than Unsigned Set Less Than Unsigned Immediate

## Branch and Jump Instructions

Branch instructions use a signed 16 -bit offset field: jump from $-2^{15}$ to $+2^{15}-1$ ) instructions (not bytes). The jump instruction contains a 26 bit address field.
b label
Branch instruction ${ }^{\dagger}$
Unconditionally branch to label.

```
j label
Unconditionally jump to label.
```

jal label
Jump and Link
jalr Rsrc Jump and Link Register Unconditionally jump to label or whose address is in Rsrc. Save the address of the next instruction in register 31.
jr Rsrc
Jump Register
Unconditionally jump to the instruction whose address is in register Rsrc.

## Branch and Jump Instructions

```
bczt label
bczf label
Conditionally branch to label if coprocessor z's condition flag is true (false).
```


## Branch and Jump Instructions

Conditionally branch to label if the contents of Rsrc1 * Src2.

| beq Rsrc1, $\operatorname{Src2,~label~}$ | Branch on Equal |
| :--- | ---: |
| bne Rsrc1, | Src2, label |
| beqz Rsrc, label | Branch on Not Equal |
| bnez Rsrc, label | Branch on Equal Zero ${ }^{\dagger}$ |
| Branch on Not Equal Zero ${ }^{\dagger}$ |  |

## Branch and Jump Instructions

Conditionally branch to label if the contents of Rsrc1*Src2.
bge Rsrc1, Src2, label
bgeu Rsrc1, Src2, label
bgez Rsrc, label
bgezal Rsrc, label
Conditionally branch to label if the contents of Rsrc are greater than or equal to
0 . Save the address of the next instruction in register 31.
bgt Rsrc1, Src2, label
bgtu Rsrc1, Src2, label bgtz Rsrc, label

Branch on Greater Than ${ }^{\dagger}$
Branch on Greater Than Unsigned ${ }^{\dagger}$
Branch on Greater Than Zero

## Branch and Jump Instructions

Conditionally branch to label if the contents of Rsrc1 are $*$ to $\operatorname{Src} 2$.
ble Rsrc1, Src2, label
bleu Rsrc1, Src2, label
blez Rsrc, label
bgezal Rsrc, label
bltzal Rsrc, label
Conditionally branch to label if the contents of Rsrc are greater or equal to 0 or less than 0 , respectively. Save the address of the next instruction in register 31. blt Rsrc1, Src2, label
bltu Rsrc1, Src2, label
bltz Rsrc, label
Branch on Less Than ${ }^{\dagger}$
Branch on Less Than Unsigned ${ }^{\dagger}$
Branch on Less Than Zero

## Exception and Trap Instructions

rfe
Return From Exception
Restore the Status register.

```
syscall

Register \$v0 contains the number of the system call provided by spim.
break n
Break
Cause exception \(n\). Exception 1 is reserved for the debugger.
nop
No operation
Do nothing.

\section*{Loads and Stores}
(1) Microprocessors
(2) A Typical risc: mips
- Integer Arithmetics
- Logical Operations
- Control Flow
- Loads and Stores
- Floating Point Operations
(3) The EPITA Tiger Compiler

4 Instruction Selection
(5) Instruction Selection

\section*{Constant-Manipulating Instructions}
li Rdest, imm
Move the immediate imm into Rdest.
lui Rdest, imm
Load Upper Immediate Load the lower halfword of the immediate imm into the upper halfword of Rdest. The lower bits of the register are set to 0 .

\section*{Load: Byte \& Halfword}
lb Rdest, address
lbu Rdest, address
Load the byte at address into Rdest. The byte is sign-extended by the lb, but not the lbu, instruction.
lh Rdest, address
Load Halfword
lhu Rdest, address Load Unsigned Halfword Load the 16-bit quantity (halfword) at address into register Rdest. The halfword is sign-extended by the lh, but not the Ihu, instruction

\section*{Load: Word}
lw Rdest, address
Load the 32-bit quantity (word) at address into Rdest.
lwcz Rdest, address Load Word Coprocessor
Load the word at address into Rdest of coprocessor \(z(0-3)\).
lwl Rdest, address
lwr Rdest, address
Load Word Right
Load the left (right) bytes from the word at the possibly-unaligned address into Rdest.
ulh Rdest, address
Unaligned Load Halfword \({ }^{\dagger}\)
ulhu Rdest, address Unaligned Load Halfword Unsigned \({ }^{\dagger}\)
Load the 16-bit quantity (halfword) at the possibly-unaligned address into Rdest.
The halfword is sign-extended by the ulh, but not the ulhu, instruction
ulw Rdest, address Unaligned Load Word \({ }^{\dagger}\)
Load the 32-bit quantity (word) at the possibly-unaligned address into Rdest.

\section*{Load Instructions}
la Rdest, address Load Address \({ }^{\dagger}\)
Load computed address, not the contents of the location, into Rdest.
ld Rdest, address Load Double-Word \({ }^{\dagger}\)
Load the 64-bit quantity at address into Rdest and Rdest + 1 .

\section*{Store: Byte \& Halfword}

\author{
sb Rsrc, address
}

Store Byte
Store the low byte from Rsrc at address.
sh Rsrc, address
Store Halfword
Store the low halfword from Rsrc at address.

\section*{Store: Word}
sw Rsrc, address
Store Word
Store the word from Rsrc at address.
swcz Rsrc, address
Store the word from Rsrc of coprocessor \(z\) at address.
swl Rsrc, address Store Word Left
swr Rsrc, address
Store Word Coprocessor
Store the left (right) bytes from Rsrc at the possibly-unaligned address.
ush Rsrc, address
Unaligned Store Halfword \({ }^{\dagger}\)
Store the low halfword from Rsrc at the possibly-unaligned address.
usw Rsrc, address Unaligned Store Word \({ }^{\dagger}\)
Store the word from Rsrc at the possibly-unaligned address.

\section*{Store: Double Word}
```

sd Rsrc, address
Store Double-Word '
Store the 64-bit quantity in Rsrc and Rsrc + 1 at address.

```

\section*{Data Movement Instructions}
```

move Rdest, Rsrc
Move }\mp@subsup{}{}{\dagger
Move the contents of Rsrc to Rdest.
The multiply and divide unit produces its result in two additional registers, hi and lo (e.g., mul Rdest, Rsrc1, Src2).
mfhi Rdest
mflo Rdest
Move the contents of the hi (lo) register to Rdest.

```
```

mthi Rdest

```
mthi Rdest
mtlo Rdest
mtlo Rdest
    Move the contents Rdest to the hi (lo) register.
```

    Move the contents Rdest to the hi (lo) register.
    ```

\section*{Data Movement Instructions}

Coprocessors have their own register sets. These instructions move values between these registers and the CPU's registers.
```

mfcz Rdest, CPsrc Move From Coprocessor z
Move the contents of coprocessor z's register CPsrc to CPU Rdest.
mfc1.d Rdest, FRsrc1 Move Double From Coprocessor 1 }
Move the contents of floating point registers FRsrc1 and FRsrc1 + 1 to CPU
registers Rdest and Rdest + 1.
mtcz Rsrc, CPdest Move To Coprocessor z
Move the contents of CPU Rsrc to coprocessor z's register CPdest.

```

\section*{Floating Point Operations}
(1) Microprocessors
(2) A Typical risc: mips
- Integer Arithmetics
- Logical Operations
- Control Flow
- Loads and Stores
- Floating Point Operations
(3) The EPITA Tiger Compiler

4 Instruction Selection
(5) Instruction Selection

\section*{mips Floating Point Instructions}
- Floating point coprocessor 1 operates on single (32-bit) and double precision (64-bit) FP numbers.
- 32 32-bit registers \$f0-\$f31.
- Two FP registers to hold doubles.
- FP operations only use even-numbered registers including instructions that operate on single floats.
- Values are moved one word (32-bits) at a time by lwc1, swc1, mtc1, and mfc1 or by the l.s, l.d, s.s, and s.d pseudo-instructions.
- The flag set by FP comparison operations is read by the CPU with its bc1t and bc1f instructions.

\section*{Floating Point: Arithmetics}

Compute the \(*\) of the floating float doubles (singles) in FRsrc1 and FRsrc2 and put it in FRdest.
add.d FRdest, FRsrc1, FRsrc2
add.s FRdest, FRsrc1, FRsrc2
div.d FRdest, FRsrc1, FRsrc2
div.s FRdest, FRsrc1, FRsrc2 mul.d FRdest, FRsrc1, FRsrc2
mul.s FRdest, FRsrc1, FRsrc2
sub.d FRdest, FRsrc1, FRsrc2
sub.s FRdest, FRsrc1, FRsrc2 abs.d FRdest, FRsrc abs.s FRdest, FRsrc neg.d FRdest, FRsrc neg.s FRdest, FRsrc

Floating Point Addition Double Floating Point Addition Single Floating Point Divide Double Floating Point Divide Single Floating Point Multiply Double Floating Point Multiply Single Floating Point Subtract Double Floating Point Subtract Single Floating Point Absolute Value Double Floating Point Absolute Value Single Negate Double Negate Single

\section*{Floating Point: Comparison}

Compare the floating point double in FRsrc1 against the one in FRsrc2 and set the floating point condition flag true if they are \(*\).
c.eq.d FRsrc1, FRsrc2
c.eq.s FRsrc1, FRsrc2
c.le.d FRsrc1, FRsrc2
c.le.s FRsrc1, FRsrc2
c.lt.d FRsrc1, FRsrc2
c.lt.s FRsrc1, FRsrc2

Compare Equal Double Compare Equal Single

Compare Less Than Equal Double
Compare Less Than Equal Single
Compare Less Than Double
Compare Less Than Single

\section*{Floating Point: Conversions}

Convert between (i) single, (ii) double precision floating point number or (iii) integer in FRsrc to FRdest.
\begin{tabular}{lc} 
cvt.d.s FRdest, FRsrc & Convert Single to Double \\
cvt.d.w FRdest, FRsrc & Convert Integer to Double \\
cvt.s.d FRdest, FRsrc & Convert Double to Single \\
cvt.s.w FRdest, FRsrc & Convert Integer to Single \\
cvt.w.d FRdest, FRsrc & Convert Double to Integer \\
cvt.w.s FRdest, FRsrc & Convert Single to Integer
\end{tabular}

\section*{Floating Point: Moves}
l.d FRdest, address

Load Floating Point Double \({ }^{\dagger}\)
l.s FRdest, address Load Floating Point Single \({ }^{\dagger}\)
Load the floating float double (single) at address into register FRdest.
mov.d FRdest, FRsrc Move Floating Point Double mov.s FRdest, FRsrc Move Floating Point Single Move the floating float double (single) from FRsrc to FRdest.
s.d FRdest, address
s.s FRdest, address

Store Floating Point Double \({ }^{\dagger}\) Store Floating Point Single \({ }^{\dagger}\)

Store the floating float double (single) in FRdest at address.

\section*{The EPITA Tiger Compiler}
(1) Microprocessors
(2) A Typical risc: mips
(3) The EPITA Tiger Compiler
4) Instruction Selection
(5) Instruction Selection

\section*{The EPITA Tiger Project}

We aim at mips because:
- mips is a nice assembly language

\section*{The EPITA Tiger Project}

We aim at mips because:
- mips is a nice assembly language
- mips is more modern

\section*{The EPITA Tiger Project}

We aim at mips because:
- mips is a nice assembly language
- mips is more modern
- mips is meaningful:

\section*{The EPITA Tiger Project}

We aim at mips because:
- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
- Million Instructions Per Second (10 mips, 1 mip)
- Meaningless Information Provided by Salesmen

\section*{The EPITA Tiger Project}

We aim at mips because:
- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
- Million Instructions Per Second (10 mips, 1 mip)
- Meaningless Indication of Processor Speed
- Meaningless Information per Second

\section*{The EPITA Tiger Project}

We aim at mips because:
- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
- Million Instructions Per Second (10 mips, 1 mip)
- Meaningless Indication of Processor Speed
- Meaningless Information Provided by Salesmen
- Microprocessor without Interlocked Piped Stages

\section*{The EPITA Tiger Project}

We aim at mips because:
- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
- Million Instructions Per Second (10 mips, 1 mip )
- Meaningless Indication of Processor Speed
- Meaningless Information Provided by Salesmen
- Meaningless Information per Second
- Microprocessor without Interlocked Piped Stages
- spim is a portable mips emulator

\section*{The EPITA Tiger Project}

We aim at mips because:
- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
- Million Instructions Per Second (10 mips, 1 mip )
- Meaningless Indication of Processor Speed
- Meaningless Information Provided by Salesmen
- Meaningless Information per Second
- Microprocessor without Interlocked Piped Stages
- spim is a portable mips emulator
- spim has a cool modern gui, xspim!

\section*{The EPITA Tiger Project}

We aim at mips because:
- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
- Million Instructions Per Second (10 mips, 1 mip )
- Meaningless Indication of Processor Speed
- Meaningless Information Provided by Salesmen
- Meaningless Information per Second
- Microprocessor without Interlocked Piped Stages
- spim is a portable mips emulator
- spim has a cool modern gui, xspim!

\section*{The EPITA Tiger Project}

We aim at mips because:
- mips is a nice assembly language
- mips is more modern
- mips is meaningful:
- Million Instructions Per Second (10 mips, 1 mip)
- Meaningless Indication of Processor Speed
- Meaningless Information Provided by Salesmen
- Meaningless Information per Second
- Microprocessor without Interlocked Piped Stages
- spim is a portable mips emulator
- spim has a cool modern gui, xspim!


\section*{A Sample: fact}
```

/* Define a recursive function. */
let
/* Calculate n! */
function fact (n : int) : int =
if n = 0
then 1
else n * fact (n - 1)
in
print_int (fact (10));
print ("\n")
end

```


\section*{Nolimips (formerly Mipsy)}
- Another mips emulator
- Interactive loop
- Unlimited number of \(\$ \mathrm{x} 42\) registers!
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { \# Ro } \\
& 10:
\end{aligned}
\] & sw \({ }_{\text {se }}\) & \$a0, (\$fp) & \# Rour & ne: f & \\
\hline & sw & \$a1, -4 (\$fp) & 10: & SW & \$fp, -8 (\$sp) \\
\hline & move & \$x11, \$s0 & & & \\
\hline & move & \$x12, \$s1 & & move & \$1p, \$sp \\
\hline & move & \$x13, \$s2 & & sub & \$sp, \$sp, 16 \\
\hline & move & \$x14, \$s3 & & SW & \$ra, -12 (\$fp) \\
\hline & move & \$x16, \$s5 & & SW & \$a0, (\$fp) \\
\hline & move & \$x17, \$s6 & & SW & \$a1, -4 (\$fp) \\
\hline 15: & \({ }_{\text {lw }}\) beq & \[
\$ x 5,-4(\$ f p)
\] & 15: & lw & \$t0, -4 (\$fp) \\
\hline 12: & 1 w & \$x6, (\$fp) & & beq & \$t0, 0, 11 \\
\hline & move & \$a0, \$x6 & 12: & 1w & \$a0, (\$fp) \\
\hline & sub & \$x7, \$x8, 1 & & 1W & \$t0, -4 (\$fp) \\
\hline & move & \$a1, \$x7 & & sub & \$a1, \$t0, 1 \\
\hline & move & \$x3, \$v0 & & jal & 10 \\
\hline & 1w & \$x10, -4 (\$fp) & & & \\
\hline & mul & \$x9, \$x10, \$x3 & & 1w & \$t0, -4 (\$fp) \\
\hline & move & \$x0, \$x9 & & mul & \$t0, \$t0, \$v0 \\
\hline 13: & move & \$v0, \$x0 & & & \$to, \$to, \$vo \\
\hline & ji & 16 & 13: & move & \$v0, \$t0 \\
\hline 11: & 1 i & \$x0, 1 & & & 16 \\
\hline & j & 13 & & J & 16 \\
\hline 16: & move & \$s0, \$x11 & 11: & li & \$t0, 1 \\
\hline & move & \$s1, \$x12 & & J & 13 \\
\hline & move & \$s3, \$x14 & 16: & 1W & \$ra, -12 (\$fp) \\
\hline & move & \$s4, \$x15 & & & , \\
\hline & move & \$s5, \$x16 & & move & \$sp, \$fp \\
\hline & move & \$s6, \$x17 & & 1w & \$fp, -8 (\$fp) \\
\hline & move & \$s7, \$x18 & & jr & \$ra \\
\hline
\end{tabular}

\section*{Instruction Selection}
(1) Microprocessors
(2) A Typical risc: mips
(3) The EPITA Tiger Compiler

4 Instruction Selection
(5) Instruction Selection

\section*{Nolimips (formerly Mipsy)}
- Another mips emulator
- Interactive loop
- Unlimited number of \(\$ \mathrm{x} 42\) registers!
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { \# Ro } \\
& 10:
\end{aligned}
\] & sw \({ }_{\text {se }}\) & \$a0, (\$fp) & \# Rour & ne: f & \\
\hline & sw & \$a1, -4 (\$fp) & 10: & SW & \$fp, -8 (\$sp) \\
\hline & move & \$x11, \$s0 & & & \\
\hline & move & \$x12, \$s1 & & move & \$1p, \$sp \\
\hline & move & \$x13, \$s2 & & sub & \$sp, \$sp, 16 \\
\hline & move & \$x14, \$s3 & & SW & \$ra, -12 (\$fp) \\
\hline & move & \$x16, \$s5 & & SW & \$a0, (\$fp) \\
\hline & move & \$x17, \$s6 & & SW & \$a1, -4 (\$fp) \\
\hline 15: & \({ }_{\text {lw }}\) beq & \[
\$ x 5,-4(\$ f p)
\] & 15: & lw & \$t0, -4 (\$fp) \\
\hline 12: & 1 w & \$x6, (\$fp) & & beq & \$t0, 0, 11 \\
\hline & move & \$a0, \$x6 & 12: & 1w & \$a0, (\$fp) \\
\hline & sub & \$x7, \$x8, 1 & & 1W & \$t0, -4 (\$fp) \\
\hline & move & \$a1, \$x7 & & sub & \$a1, \$t0, 1 \\
\hline & move & \$x3, \$v0 & & jal & 10 \\
\hline & 1w & \$x10, -4 (\$fp) & & & \\
\hline & mul & \$x9, \$x10, \$x3 & & 1w & \$t0, -4 (\$fp) \\
\hline & move & \$x0, \$x9 & & mul & \$t0, \$t0, \$v0 \\
\hline 13: & move & \$v0, \$x0 & & & \$to, \$to, \$vo \\
\hline & ji & 16 & 13: & move & \$v0, \$t0 \\
\hline 11: & 1 i & \$x0, 1 & & & 16 \\
\hline & j & 13 & & J & 16 \\
\hline 16: & move & \$s0, \$x11 & 11: & li & \$t0, 1 \\
\hline & move & \$s1, \$x12 & & J & 13 \\
\hline & move & \$s3, \$x14 & 16: & 1W & \$ra, -12 (\$fp) \\
\hline & move & \$s4, \$x15 & & & , \\
\hline & move & \$s5, \$x16 & & move & \$sp, \$fp \\
\hline & move & \$s6, \$x17 & & 1w & \$fp, -8 (\$fp) \\
\hline & move & \$s7, \$x18 & & jr & \$ra \\
\hline
\end{tabular}

\section*{Instruction Selection}

\section*{(1) Microprocessors}
(2) A Typical risc: mips
(3) The EPITA Tiger Compiler

4 Instruction Selection
(5) Instruction Selection

\section*{Translating a Simple Instruction}

How would you translate a[i] := x
where x is frame resident, and \(i\) is not? [Appel, 1998]


\section*{Simple Instruction: Translation 1}


\section*{Tree Patterns}
- Translation from Tree to Assembly corresponds to parsing a tree.


\section*{Tree Patterns}
- Translation from Tree to Assembly corresponds to parsing a tree.
- Looking for a covering of the tree, using tiles.


\section*{Tree Patterns}
- Translation from Tree to Assembly corresponds to parsing a tree.
- Looking for a covering of the tree, using tiles.
- The set of tiles corresponds to the instruction set.


\section*{Tiles}

Missing nodes are plugs for temporaries: tiles read from temps, and create temps.


Some architectures rely on a special register to produce 0 .

\section*{Tiles: Loading load \(r_{i} \leftarrow M\left[r_{j}+c\right]\)}


\section*{Tiles: Storing store \(M\left[r_{j}+c\right] \leftarrow r_{i}\)}


\section*{Simple Instruction: Translation 2}


\section*{Simple Instruction: Translation 3}


\section*{Translating a Simple Instruction}
- There is always a solution (provided the instruction set is reasonable)

\section*{Translating a Simple Instruction}
- There is always a solution (provided the instruction set is reasonable)
- there can be several solutions

\section*{Translating a Simple Instruction}
- There is always a solution (provided the instruction set is reasonable)
- there can be several solutions
- given a cost function, some are better than others:
(no fusion can reduce the cost)
- some are globally better, optimum coverings.

\section*{Translating a Simple Instruction}
- There is always a solution (provided the instruction set is reasonable)
- there can be several solutions
- given a cost function, some are better than others:
- some are locally better, optimal coverings
(no fusion can reduce the cost),

Nowadays this approach is too naive:
- cpus are really layers of units that work in parallel
- Costs are therefore interrelated.

\section*{Translating a Simple Instruction}
- There is always a solution (provided the instruction set is reasonable)
- there can be several solutions
- given a cost function, some are better than others:
- some are locally better, optimal coverings
(no fusion can reduce the cost),
- some are globally better, optimum coverings.

Nowadays this approach is too naive:
- cpus are really layers of units that work in parallel.
- Costs are therefore interrelated.

\section*{Translating a Simple Instruction}
- There is always a solution (provided the instruction set is reasonable)
- there can be several solutions
- given a cost function, some are better than others:
- some are locally better, optimal coverings
(no fusion can reduce the cost),
- some are globally better, optimum coverings.

Nowadays this approach is too naive:
- cpus are really layers of units that work in parallel.
- Costs are therefore interrelated.

\section*{Algorithms for Instruction Selection}

Maximal Munch Find an optimal tiling.
- Top-down strategy.
- Cover the current node with the largest tile.
- Repeat on subtrees.
- Generate instructions in reverse-order after tile placement. Find an optimum tiling.
- Bottom-up strategy.
- Assign cost to each node.
- Cost \(=\) cost of selected tile + cost of subtrees.
- Select a tile with minimal cost and recurse upward.
- Imolemented by code generator generators (Twig, Burg, iBurg, MonoBURG,

\section*{Algorithms for Instruction Selection}

Maximal Munch Find an optimal tiling.
- Top-down strategy.
- Cover the current node with the largest tile.
- Repeat on subtrees.
- Generate instructions in reverse-order after tile placement.

Dynamic Programming Find an optimum tiling.
- Bottom-up strategy.
- Assign cost to each node.
- Cost \(=\) cost of selected tile + cost of subtrees.
- Select a tile with minimal cost and recurse upward.
- Implemented by code generator generators (Twig, Burg, iBurg, MonoBURG, ... ).

\section*{Tree Matching}
- The basic operation is the pattern matching. Not all the languages stand equal before pattern matching.

\section*{Tree Matching}
- The basic operation is the pattern matching.
- Not all the languages stand equal before pattern matching. . .

\section*{... in Stratego}
```

Select-swri :
MOVE(MEM(BINOP(PLUS, e1, CONST(n))), e2) }
SEQ(MOVE(r2, e2), SEQ(MOVE(r1, e1), sw-ri(r2, r1, n)))
where <new-atemp> e1 => r1; <new-atemp> e2 \# r2
Select-swr :
MOVE(MEM(e1), e2) -> SEQ(MOVE(r2, e2), SEQ(MOVE(r1, e1), sw-r(r2, r1)))
where <new-atemp> e1 => r1; <new-atemp> e2 = r2
Select-nop :
MOVE(TEMP(r), TEMP(r)) }->\mathrm{ NUL
Select-nop :
MOVE(REG(r), REG(r)) }->\mathrm{ NUL
Select-mover :
MOVE(TEMP(r), TEMP(t)) }->\mathrm{ move(TEMP(r), TEMP(t)) where <not(eq)> (r, t)
Select-mover :
MOVE(TEMP(r), REG(t)) }->\mathrm{ move(TEMP(r), REG(t)) where <not(eq)> (r, t)
Select-mover :
MOVE(REG(r), TEMP(t)) }->\mathrm{ move(REG(r), TEMP(t)) where <not(eq)> (r, t)
Select-mover :
MOVE(REG(r), REG(t)) }->\mathrm{ move(REG(r), REG(t)) where <not (eq)> (r, t)

```

\section*{in Haskell: Ir.hs [Anisko, 2003]}
module Ir (Stm (Move, Sxp, Jump, CJump, Seq, Label, LabelEnd, Literal),
...)
where
data Stm a =
Move \{ ma :: a, lval :: Exp a, rval :: Exp a \}
| Sxp a (Exp a)
| Jump a (Exp a)
| CJump \{ cja : : a, rop :: Relop, cleft :: Exp a, cright :: Exp a, iftrue :: Exp a, iffalse :: Exp a \}
| Seq a [Stm a]
| Label \{ la :: a, name :: String, size :: Int \}
| LabelEnd a
| Literal \{ lita :: a, litname :: String, litcontent :: [Int] \}

\section*{... in Haskell Eval.hs [Anisko, 2003]}
```

module Eval (evalStm, ...)
where
import Ir
import Monad (Mnd, rfetch, rstore, rpush, rpop, ...)
import Result (Res (IntRes, UnitRes))
import Profile (profileExp, profileStm)
evalStm :: Stm Loc -> Mnd ()
evalStm stm@(Move loc (Temp _ t) e) =
do (IntRes r) <- evalExp e
verbose loc ["move", "(", "temp", t, ")", show r]
profileStm stm
rstore t r
evalStm stm@(Move loc (Mem _ e) f) =
do (IntRes r) <- evalExp e
(IntRes s) <- evalExp f
verbose loc ["move", "(", "mem", show r, ")", show s]
profileStm stm
mstore r s

```

\section*{.. in Haskell Low.hs [Anisko, 2003]}
```

module Low (lowExp, lowStms)
where import ...
lowStms :: Int -> [Stm Ann] -> Mnd Bool
lowStms _ [] = return True
lowStms level
((CJump _ _ e f _ (Name _ s)) : (Label _ s' _) : stms)
| s == s' =
do a <- lowExp (level + 1) e
b <- lowExp (level + 1) f
c <- lowStms level stms
return \$ a \&\& b \&\& c
lowStms level (CJump l _ e f _ _ : stms) =
do awarn l ["invalid cjump"]
lowExp (level + 1) e
lowExp (level + 1) f
lowStms level stms
return False

```

\section*{... in Haskell High.hs [Anisko, 2003]}
```

module High (highExp, highStms)
where import ...
highStms :: Int -> [Stm Ann] -> Mnd Bool
highStms level ss =
do a <- sequence \$ map (highStm level) ss
return (and a)
highStm :: Int -> Stm Ann -> Mnd Bool
highStm level (Move l dest src) =
do a <- highExp (level + 1) dest
a' <- case dest of
Temp _ _ -> return True
Mem _ _ -> return True
_ -> do awarn (annExp dest)
["invalid move destination:",
show dest]
return False
b <- highExp (level + 1) src
return \$ a \&\& a' \&\& b

```

52 lines matching "switch \(\backslash \backslash|c a s e \backslash \backslash| d e f a u l t \backslash \backslash \mid / / "\) in buffer codegen.cc. 28: switch (stm.kind_get ())
30: case Tree::move_kind :
36: switch (dst->kind_get ())
38: case Tree::mem_kind : // dst
41: // MOVE (MEM (...), ...)
42: switch (src.kind_get ())
44: // MOVE (MEM (...), MEM (...))
45: case Tree::mem_kind : // src
55: default : // src
57: // MOVE (MEM (...) , e1)
59: switch (addr->kind_get ())
61: case Tree::binop_kind : // addr
63: // MOVE (MEM (BINOP (..., ..., ...)) , e1)
69: switch (binop.oper_get ())

71:
73:
74:
77 :
87:
88:
A. Demaille, E. Renault, R. Levillain

Instruction Selection
```

case Node::move_kind :
{
DOWN_CAST (Move, move, stm);
const Exp* dst = move.dst_get (); const Exp* src = move.src_get ();
switch (dst->kind_get ()) {
case Node::mem_kind : { // dst
DOWN_CAST (Mem, mem, *dst);
// MOVE (MEM (...), ...)
switch (src.kind_get ()) {
// MOVE (MEM (...), MEM (...))
case Node::mem_kind : // src
...
default : { // src
// MOVE (MEM (...) , e1)
const Exp* addr = dst.exp_get ();
switch (addr->kind_get ()) {
case Node::binop_kind : { // addr
// MOVE (MEM (BINOP (..., ..., ...)) , e1)
DOWN_CAST (Binop, binop, *addr);
const Exp* binop_left = binop.left_get ();
const Exp* binop_right = binop.right_get ();
short sign = 1;
switch (binop.oper_get ()) {
case Binop::minus: sign = -1;
case Binop::plus:
// MOVE (MEM (BINOP (+/-, e1, CONST (i))), e2)
if (binop_right->kind_get () == Node::const_kind)
std::swap (binop_left, binop_right);
// MOVE (MEM (BINOP (+/-, CONST (i), e1)) , e2)
if (binop_left->kind_get () == Node::const_kind) {
DOWN_CAST (Const, const_left, *binop_left);
emit (_assembly->store_build (munchExp (src),
munchExp (* binop_right),

```

\section*{in C++}

Break down long switches into smaller functions.

\section*{Twig, Burg, iBurg [Fraser et al., 1992]}
```

%{ /* ... */
enum { ADDI=309, ADDRLP=295, ASGNI=53, CNSTI=21, CVCI=85,
IOI=661, INDIRC=67 };
/* ... */
%}
%term ADDI=309 ADDRLP=295 ASGNI=53
%term CNSTI=21 CVCI=85 IOI=661 INDIRC=67
%%
/* ... */

```

\section*{Twig, Burg, iBurg [Fraser et al., 1992]}
```

/* ... */
%%
stmt: ASGNI(disp,reg) = 4 (1);
stmt: reg = 5;
reg: ADDI(reg,rc) = 6 (1);
reg: CVCI(INDIRC(disp)) = 7 (1);
reg: IOI = 8;
reg: disp = 9 (1);
disp: ADDI(reg,con) = 10;
disp: ADDRLP = 11;
rc: con = 12;
rc: reg = 13;
con: CNSTI = 14;
con: IOI = 15;
%%
/* ... */

```

\section*{MonoBURG}
```

binop: Binop(lhs : exp, rhs : Const)
{
auto binop = tree.cast<Binop>();
auto cst = rhs.cast<Const>();
EMIT(IA32_ASSEMBLY
.binop_build(binop->oper_get(), lhs->asm_get(),
cst->value_get(), tree->asm_get()));
}
binop: Binop(lhs : exp, rhs : exp)
{
auto binop = tree.cast<Binop>();
EMIT(IA32_ASSEMBLY
.binop_build(binop->oper_get(), lhs->asm_get(),
rhs->asm_get(), tree->asm_get()));
}

```

\section*{Bibliography I}

R Anisko, R. (2003).
Havm.
http://tiger.lrde.epita.fr/Havm.
(in Appel, A. W. (1998).
Modern Compiler Implementation in C, Java, ML.
Cambridge University Press.
R Fraser, C. W., Hanson, D. R., and Proebsting, T. A. (1992).
Engineering a simple, efficient code-generator generator.
ACM Letters on Programming Languages and Systems, 1(3):213-226.
目 Larus, J. R. (1990).
SPIM S20: A MIPS R2000 simulator.
Technical Report TR966, Computer Sciences Department, University of Wisconsin-Madison.```

