Next: TC-Y, Previous: TC-9, Up: Compiler Stages [Contents][Index]
This section has been updated for EPITA-2015 on 2013-07-19.
At the end of this stage, the compiler produces IA-32 code (possibly with infinite registers). Basically, this stage is TC-7 with the IA-32 assembly language instead of MIPS.
The IA-32 architecture is the 32-bit Intel Architecture defined for the Intel 80306 (i386) processors, an extension of the original 16-bit 8086 (x86) architecture. IA-32 may also be referenced as x86, i386 and sometimes x86-32 or even x32, to distinguish it from the original 16-bit (“x86-16”) or the 64-bit (x86-64 or x64) variants of the x86 family.
Relevant lecture notes include instr-selection.pdf.
| • TC-X Goals: | What this stage teaches | |
| • TC-X Samples: | See TC-X work | |
| • TC-X Given Code: | Explanation on the provided code | |
| • TC-X Code to Write: | Explanation on what you have to write | |
| • TC-X FAQ: | Questions not to ask | |
| • TC-X Improvements: | Other Designs |